共 50 条
- [42] VHDL modeling and analysis of error-control specific circuits for multiple-modular redundant systems with concurrent error location capability 2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 570 - 573
- [50] Approximate Symbolic Analysis of Hierarchically Decomposed Analog Circuits Analog Integrated Circuits and Signal Processing, 2002, 31 : 131 - 145