Multiprocessor DSP targets imaging

被引：0
作者：
机构：
来源：
Electronic Design | 1996年 / 44卷 / 20期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
[41]   World's fastest DSP targets communications [J].
不详 .
COMPUTER DESIGN, 1997, 36 (02) :100-100
[42]   MULTIPROCESSOR DSP WITH MULTISTAGE SWITCHING NETWORK AND ITS SCHEDULING FOR IMAGE-PROCESSING [J].
OKUMURA, Y ;
IRIE, K ;
KISHIMOTO, R .
VISUAL COMMUNICATIONS AND IMAGE PROCESSING IV, PTS 1-3, 1989, 1199 :1106-1115
[43]   Synthesis of DSP soft real-time multiprocessor systems-on-silicon [J].
Kirovski, D ;
Potkonjak, M .
ICASSP '99: 1999 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS VOLS I-VI, 1999, :1901-1904
[44]   DSP roadmap targets new communications applications [J].
不详 .
ELECTRONIC DESIGN, 1999, 47 (21) :23-23
[45]   A delay-optimal static scheduling of DSP applications mapped onto multiprocessor architectures [J].
Itradat, Awni ;
Ahmad, M. O. ;
Shatnawi, Ali .
PAR ELEC 2006: INTERNATIONAL SYMPOSIUM ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, PROCEEDINGS, 2006, :386-+
[46]   High-performance buffer mapping to exploit DRAM concurrency in multiprocessor DSP systems [J].
Lee, Dongwon ;
Bhattacharyya, Shuvra S. ;
Wolf, Wayne .
RSP 2009: TWENTIETH IEEE/IFIP INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2009, :137-+
[47]   Multiprocessor DSP architecture races to deliver 1.6 billion multiply-accumulates/s [J].
Bursky, D .
ELECTRONIC DESIGN, 1999, 47 (13) :29-+
[48]   DSP/CPU combo targets rich multimedia trends [J].
Dipert, B .
EDN, 2002, 47 (05) :18-18
[49]   TI France targets DSP at Europe's GSM [J].
Electronics, 1994, 67 (04)
[50]   REAL-TIME OS TARGETS DSP MULTIPROCESSING [J].
CHILD, J .
COMPUTER DESIGN, 1995, 34 (11) :36-36
12345