共 50 条
- [21] A multiprocessor DSP system using PADDI-2 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 62 - 65
- [22] Intermediate Representations for Design Automation of Multiprocessor DSP Systems Design Automation for Embedded Systems, 2002, 7 : 307 - 323
- [24] Latency-constrained resynchronization for multiprocessor DSP implementation INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS, 1996, : 365 - 380
- [26] Mapping of video decoder software on a VLIW DSP multiprocessor MULTIMEDIA HARDWARE ARCHITECTURES 1998, 1998, 3311 : 67 - 78
- [28] MULTIPROCESSOR SYSTEM IN MEDICAL IMAGING PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1983, 435 : 28 - 36
- [29] Online data reduction with a DSP-FPGA multiprocessor system DSP 2002: 14TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING PROCEEDINGS, VOLS 1 AND 2, 2002, : 819 - 822
- [30] Online data reduction with a DSP-FPGA multiprocessor system ISSPA 2001: SIXTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOLS 1 AND 2, PROCEEDINGS, 2001, : 619 - 622