Multiprocessor DSP targets imaging

被引：0
作者：
机构：
来源：
Electronic Design | 1996年 / 44卷 / 20期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
[21]   A multiprocessor DSP system using PADDI-2 [J].
Sutton, RA ;
Srini, VP ;
Rabaey, JM .
1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, :62-65
[22]   MULTIPROCESSOR DSP WITH MULTISTAGE SWITCHING NETWORK FOR VIDEO CODING [J].
OKUMURA, Y ;
IRIE, K ;
KISHIMOTO, R .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1991, 39 (06) :938-946
[23]   Intermediate Representations for Design Automation of Multiprocessor DSP Systems [J].
Neal Bambha ;
Vida Kianzad ;
Mukul Khandelia ;
Shuvra S. Bhattacharyya .
Design Automation for Embedded Systems, 2002, 7 :307-323
[24]   Latency-constrained resynchronization for multiprocessor DSP implementation [J].
Bhattacharyya, SS ;
Sriram, S ;
Lee, EA .
INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS 1996, PROCEEDINGS, 1996, :365-380
[25]   MULTIPROCESSOR IMPLEMENTATION OF REAL-TIME DSP ALGORITHMS [J].
WANG, DJ ;
HU, YH .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (03) :393-403
[26]   Mapping of video decoder software on a VLIW DSP multiprocessor [J].
Freimann, A ;
Brune, T ;
Pirsch, P .
MULTIMEDIA HARDWARE ARCHITECTURES 1998, 1998, 3311 :67-78
[27]   PHILIPS TARGETS DSP DESIGNERS [J].
CHILD, J .
COMPUTER DESIGN, 1995, 34 (08) :18-18
[28]   Online data reduction with a DSP-FPGA multiprocessor system [J].
Balzer, M ;
Stripf, H .
DSP 2002: 14TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING PROCEEDINGS, VOLS 1 AND 2, 2002, :819-822
[29]   Online data reduction with a DSP-FPGA multiprocessor system [J].
Balzer, M ;
Stripf, H .
ISSPA 2001: SIXTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOLS 1 AND 2, PROCEEDINGS, 2001, :619-622
[30]   MULTIPROCESSOR SYSTEM IN MEDICAL IMAGING [J].
MAENNER, R ;
UEBERREITER, B ;
BILLE, J ;
BARTELS, PH ;
SHOEMAKER, RL .
PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1983, 435 :28-36
12345