共 50 条
- [34] Low power realization of FIR filters implemented using Distributed Arithmetic PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 151 - 156
- [35] Improving area efficiency of FIR filters implemented using Distributed Arithmetic ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 104 - 109
- [36] Low power and low leakage implementation of RNS FIR filters 2005 39TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2005, : 1620 - 1624
- [38] LOGIC SYNTHESIS FOR LIBRARY-BASED FIELD-PROGRAMMABLE GATE ARRAYS AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1995, 49 (01): : 18 - 28
- [39] Implementation of low-complexity FIR filters using serial arithmetic 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1449 - 1452
- [40] The FIR digital filter realization with the field programmable gate array in distributed arithmetic structure INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 1997, 27 (03): : 195 - 202