RNS implementation of FIR filters based on distributed arithmetic using field-programmable logic

被引：0
|
作者：
Garcia, A. [1 ]
Meyer-Base, U. [1 ]
Lloris, A. [1 ]
Taylor, F.J. [1 ]
机构：
[1] Univ of Granada, Granada, Spain
来源：
Proceedings - IEEE International Symposium on Circuits and Systems | 1999年 / 1卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
12
引用
收藏
相关论文
共 50 条
  • [1] RNS implementation of FIR filters based on distributed arithmetic using field-programmable logic
    García, A
    Meyer-Bäse, U
    Lloris, A
    Taylor, FJ
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 486 - 489
  • [2] Implementation of RNS-Based Distributed Arithmetic Discrete Wavelet Transform Architectures Using Field-Programmable Logic
    Javier Ramírez
    Antonio García
    Uwe Meyer-Bäse
    Fred Taylor
    Antonio Lloris
    Journal of VLSI signal processing systems for signal, image and video technology, 2003, 33 : 171 - 190
  • [3] Implementation of RNS-based distributed arithmetic discrete wavelet transform architectures using field-programmable logic
    Ramírez, J
    García, A
    Meyer-Bäse, U
    Taylor, F
    Lloris, A
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 33 (1-2): : 171 - 190
  • [4] Implementation of reduced complexity, high performance programmable wavelet FIR filters using Field-Programmable Logic
    Ramírez, J
    Meyer-Baese, U
    WAVELET AND INDEPENDENT COMPONENET ANALYSIS APPLICATIONS IX, 2002, 4738 : 353 - 362
  • [5] AUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD-PROGRAMMABLE GATE ARRAYS
    MOHANAKRISHNAN, S
    EVANS, JB
    IEEE SIGNAL PROCESSING LETTERS, 1995, 2 (03) : 51 - 53
  • [6] FIR FILTERS WITH FIELD-PROGRAMMABLE GATE ARRAYS
    MINTZER, L
    JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 6 (02): : 119 - 127
  • [7] Implementation of high-performance PID controllers using RNS and field-programmable devices
    Parrilla, L
    García, A
    Lloris, A
    DIGITAL CONTROL: PAST, PRESENT AND FUTURE OF PID CONTROL, 2000, : 541 - 544
  • [8] ASIC implementation of distributed arithmetic based FIR filter using RNS for high speed DSP systems
    Jyothi, Grande Naga
    Sanapala, Kishore
    Vijayalakshmi, A.
    INTERNATIONAL JOURNAL OF SPEECH TECHNOLOGY, 2020, 23 (02) : 259 - 264
  • [9] ASIC implementation of distributed arithmetic based FIR filter using RNS for high speed DSP systems
    Grande Naga Jyothi
    Kishore Sanapala
    A. Vijayalakshmi
    International Journal of Speech Technology, 2020, 23 : 259 - 264
  • [10] Making use of CORDICs and distributed arithmetic to produce a field-programmable fuzzy logic controller in an FPGA
    Lund, T
    Aguirre, M
    Torralba, A
    IECON-2002: PROCEEDINGS OF THE 2002 28TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-4, 2002, : 3205 - 3208
12345