4 GHz CMOS multiple modulus prescaler

被引：0
作者：
Ahola, Rami [1 ]
Halonen, Kari [1 ]
机构：
[1] Helsinki Univ of Technology, Espoo, Finland
来源：
Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems | 1998年 / 2卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
8
引用
收藏
页码：323 / 326
相关论文
共 50 条
[41]   A High-Speed Dual Modulus Prescaler Using 0.25 μm CMOS Technology [J].
杨文荣 ;
曹家麟 ;
冉峰 ;
王健 .
Journal of Shanghai University, 2004, (03) :342-347
[42]   A 14-GHz 256/257 dual-modulus prescaler with secondary feedback and its application to a monolithic CMOS 10.4-GHz phase-locked loop [J].
Yang, DJ ;
Kenneth, KO .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2004, 52 (02) :461-468
[43]   A 7.69 GHz High Speed Dual Modulus Prescaler Using True Single Phase Clock [J].
Sharma, Mohit ;
Ganpati, Anisha .
PROCEEDINGS OF THE 2019 INTERNATIONAL CONFERENCE ON INTELLIGENT SUSTAINABLE SYSTEMS (ICISS 2019), 2019, :93-96
[44]   A very low power CMOS, 1.5V, 2.5GHz prescaler [J].
Mirzaei, A .
2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2002, :378-380
[45]   A novel dual-modulus 2.8 GHz divide-by-127/128 prescaler using pull down transistor in 0.35 μm CMOS technology [J].
Rana, RS .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 42 (02) :191-195
[46]   The Effect of Supply Voltage Reduction to 5.8-GHz Differential Dual-Modulus Prescaler [J].
Mitsunaka, Takeshi ;
Yamanoue, Masafumi ;
Iizuka, Kunihiko ;
Fujishima, Minoru .
2013 IEEE INTERNATIONAL MEETING FOR FUTURE OF ELECTRON DEVICES, KANSAI (IMFEDK2013), 2013,
[47]   A Novel Dual-Modulus 2.8 GHz Divide-by-127/128 Prescaler Using Pull Down Transistor in 0.35 μ m CMOS Technology [J].
Ram Singh Rana .
Analog Integrated Circuits and Signal Processing, 2005, 42 :191-195
[48]   A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-mu m CMOS [J].
Craninckx, J ;
Steyaert, MSJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) :890-897
[49]   A 1.6-GHz dual modulus prescaler using the extended true-single-phase-clock CMOS circuit technique (E-TSPC) [J].
Soares, JN ;
Van Noije, WAM .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (01) :97-102
[50]   4 GHz Locking Range and 0.19 pJ Low-Energy Differential Dual-Modulus 10/11 Prescaler [J].
Mitsunaka, Takeshi ;
Yamanoue, Masafumi ;
Iizuka, Kunihiko ;
Fujishima, Minoru .
2012 IEEE ASIAN SOLID STATE CIRCUITS CONFERENCE (A-SSCC), 2012, :373-376
12345