COMPLEMENTARY EMITTER-COUPLED LOGIC TO OPEN COLLECTOR DRIVER CIRCUIT.

被引：0

作者：

Anon

机构：

来源：

IBM technical disclosure bulletin | 1986年 / 29卷 / 02期

关键词：

ELECTRONIC CIRCUITS - LOGIC CIRCUITS; COMBINATORIAL;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

This article describes the design of a complementary emitter-coupled logic (CECL) to off-chip open collector driver circuit which functions with a relatively small delay with neither PNP transistors or reference voltages.

引用

页码：703 / 704

共 36 条

[1] CASE FOR EMITTER-COUPLED LOGIC
VACCA, AA
ELECTRONICS, 1971, 44 (09): : 48 - &
[2] HIGH SPEED CASCODE EMITTER COUPLED LOGIC AND CIRCUIT.
Blum, D.W.
IBM technical disclosure bulletin, 1984, 27 (1 B): : 835 - 836
[3] SUBNANOSECOND EMITTER-COUPLED LOGIC GATE CIRCUIT USING ISOPLANAR II
DHAKA, VA
MUSCHINSKE, JE
OWENS, WK
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1973, SC 8 (05) : 368 - 372
[4] FEEDTHROUGH IN EMITTER-COUPLED LOGIC CIRCUITS
RABBAT, NB
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, SC10 (02) : 97 - 105
[5] A FLEXIBLE APPROACH TO EMITTER-COUPLED LOGIC ARRAYS
DAGOSTIN.M
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1968, SC 3 (01) : 39 - &
[6] FEEDTHROUGH IN EMITTER-COUPLED LOGIC CIRCUITS - COMMENT
ROSENBERGER, FU
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, 10 (06) : 545 - 545
[7] Emitter-Coupled Spin-Transistor Logic
Friedman, Joseph S.
Ismail, Yehea I.
Memik, Gokhan
Sahakian, Alan V.
Wessels, Bruce W.
PROCEEDINGS OF THE 2012 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2012, : 139 - 145
[8] A FLEXIBLE APPROACH TO EMITTER-COUPLED LOGIC ARRAYS
DAGOSTIN.MV
FELLER, A
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1969, SC 4 (01) : 13 - &
[9] DC TRIGGER IN EMITTER-COUPLED LOGIC.
Blum, A.
De Lint, J.
Mohr, C.
Reichl, L.
Sonntag, G.
IBM Technical Disclosure Bulletin, 1972, 15 (06): : 1836 - 1837
[10] Emitter-coupled spin-transistor logic
Friedman, Joseph S.
Peters, John A.
Memik, Gokhan
Wessels, Bruce W.
Sahakian, Alan V.
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2014, 74 (06) : 2461 - 2469

← 1 2 3 4 →