DIGITAL PHASE-LOCKED LOOP.

被引：0
|
作者：
Furtney Jr., R.W.
机构：
来源：
| 1884年 / 17期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
A phase-locked loop is described which employs a unique phase-error detector and digital signal processing techniques, for generating the phasing and clocking operations. The operation of the circuit is described in detail.
引用
收藏
相关论文
共 50 条
  • [41] OPTIMUM LSI IMPLEMENTATION FOR A DIGITAL PHASE-LOCKED LOOP
    LEUNG, WC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1978, 25 (04): : 222 - 228
  • [42] A DIGITAL PHASE-LOCKED LOOP FOR GENERATING FREQUENCY DISCRIMINATING DIGITAL WORDS
    SAHA, AR
    MAZUMDER, BC
    PROCEEDINGS OF THE IEEE, 1982, 70 (02) : 200 - 201
  • [43] Phase-domain all-digital phase-locked loop
    Staszewski, RB
    Balsara, PT
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (03) : 159 - 163
  • [44] PRECISE DIGITAL PHASE-SHIFTER USING A PHASE-LOCKED LOOP
    AUSTIN, J
    FORREST, JR
    ELECTRONICS LETTERS, 1978, 14 (08) : 254 - 255
  • [45] A Fractional ΔΣ Phase-to-Digital Converter for Digitizing a Phase-Locked Loop
    Zheng, Shufeng
    Kostamovaara, Juha
    Filiol, Norm
    Riley, Tom
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [46] DIGITAL CLOCK PHASE-SHIFTER WITHOUT A PHASE-LOCKED LOOP
    COOK, J
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1993, 40 (04): : 278 - 283
  • [47] The Core Chip Design of Fast Locked All Digital Phase-locked Loop
    Zhu, Yaqing
    Tang, Lu
    2019 IEEE 4TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2019), 2019, : 85 - 89
  • [48] Extending locked range of digital phase-locked loop by prediction estimation of states
    Zhao, Yi-Bo
    Luo, Xiao-Shu
    Zhang, Dao-Yang
    Feng, Jiu-Chao
    Tongxin Xuebao/Journal on Communications, 2008, 29 (09): : 68 - 72
  • [49] Markov Model of a Binary Phase Locked Loop.
    Dreger, Cezary
    Rozprawy Elektrotechniczne, 1986, 32 (04): : 1069 - 1078
  • [50] A high lock-in speed digital phase-locked loop
    Shi, Hao
    Yan, Puqiang
    IEEE Transactions on Communications, 1991, 39 (03): : 365 - 368
12345