DIGITAL PHASE-LOCKED LOOP.

被引:0
|
作者
Furtney Jr., R.W.
机构
来源
| 1884年 / 17期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
A phase-locked loop is described which employs a unique phase-error detector and digital signal processing techniques, for generating the phasing and clocking operations. The operation of the circuit is described in detail.
引用
收藏
相关论文
共 50 条
  • [21] Digital Phase-Locked Loop and its Realization
    Kao, Tsai-Sheng
    Chen, Sheng-Chih
    Chang, Yuan-Chang
    Hou, Sheng-Yun
    Juan, Chang-Jung
    AIC '09: PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON APPLIED INFORMATICS AND COMMUNICATIONS: RECENT ADVANCES IN APPLIED INFORMAT AND COMMUNICATIONS, 2009, : 415 - +
  • [22] EFFECT OF FAST JITTER ON A LATCH-TYPE PHASE COMPARATOR IN A PHASE-LOCKED LOOP.
    Yamashita, Masamitsu
    Murata, Masashi
    Namekawa, Toshihiko
    Matsuda, Yoshiteru
    Electronics and Communications in Japan (English translation of Denshi Tsushin Gakkai Zasshi), 1976, 59 (07): : 27 - 34
  • [23] 16-QAM CARRIER RECOVERY WITH SELECTIVE GATED PHASE-LOCKED LOOP.
    Horikawa, Izumi
    Saito, Yoichi
    Electronics & communications in Japan, 1980, 63 (07): : 75 - 84
  • [24] DIGITAL NEURON MODEL USING DIGITAL PHASE-LOCKED LOOP
    TOKUNAGA, M
    SASASE, I
    MORI, S
    IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (03): : 615 - 621
  • [25] The stationary phase error distribution of a digital phase-locked loop
    Skiller, G
    Huang, D
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2000, 48 (06) : 925 - 927
  • [26] A phase-locked loop
    Shahruz, SM
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2001, 72 (03): : 1888 - 1892
  • [27] PHASE-LOCKED LOOP
    MCLEAN, D
    CONTROL, 1967, 11 (109): : 339 - &
  • [28] DETERMINATION OF THE TOLERABLE PHASE JITTER IN A DIGITAL PHASE-LOCKED LOOP
    BARTEL, W
    FREQUENZ, 1979, 33 (02) : 51 - 57
  • [29] A digital phase-locked loop based LLRF system
    Fu, Xiaoliang
    Fong, Ken
    Yin, Zhiguo
    Zheng, Qiwen
    Au, Thomas
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2020, 962
  • [30] Verifying Global Convergence for a Digital Phase-Locked Loop
    Wei, Jijie
    Peng, Yan
    Yu, Ge
    Greenstreet, Mark
    2013 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), 2013, : 113 - 120