DIGITAL PHASE-LOCKED LOOP.

被引:0
|
作者
Furtney Jr., R.W.
机构
来源
| 1884年 / 17期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
A phase-locked loop is described which employs a unique phase-error detector and digital signal processing techniques, for generating the phasing and clocking operations. The operation of the circuit is described in detail.
引用
收藏
相关论文
共 50 条
  • [1] Phase-Locked Loop.
    Donnevert, J.
    Fernmelde-Ingenieur, 1979, 33 (07):
  • [2] NEW DUAL DIGITAL PHASE-LOCKED LOOP.
    Yamasaki, Shoichiro
    Nakagawa, Masao
    Tsunogae, Toshio
    Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 1986, 69 (05): : 67 - 74
  • [3] MULTILOOP HYBRID DIGITAL PHASE-LOCKED LOOP.
    Majumdar, T.
    Bhattacharya, A.K.
    Ray, S.K.
    Biswas, B.N.
    1600, (28):
  • [4] DETECTION OF DIGITAL FSK USING A PHASE-LOCKED LOOP.
    Lindsey, W.C.
    Simon, M.K.
    1975, : 16 - 22
  • [5] DIGITAL PHASE LOCKED LOOP.
    Reddy, C.P.
    Fountain, Erik
    1978, : 792 - 795
  • [6] FULLY DIGITALISED PHASE-LOCKED LOOP.
    Kraus, Kamil
    Electronic Engineering (London), 1981, 53 (652):
  • [7] 36-MULTIPLE OF FREQUENCY BY A PHASE-LOCKED LOOP.
    GUO JI-HUA
    XU CHONG-GUI
    ZHANG ZHE-YU
    ZHOU TIE-YING
    1980, V 20 (N 1): : 73 - 77
  • [8] TRANSIENT STATISTICS OF THE FIRST-ORDER PHASE-LOCKED LOOP.
    El-Masry, E.I.
    Martens, G.O.
    Journal Water Pollution Control Federation, 1980, : 119 - 123
  • [9] DYNAMICS OF DIGITAL PHASE-LOCKED LOOP
    MAKSAKOV, VP
    RADIOTEKHNIKA I ELEKTRONIKA, 1988, 33 (05): : 999 - 1007
  • [10] DIGITAL PHASE-LOCKED LOOP MODELS
    BELYKH, VN
    RADIOTEKHNIKA I ELEKTRONIKA, 1979, 24 (11): : 2244 - 2253