Method for automatic design error location and correction in combinational logic circuits

被引：0
作者：
TIMA Lab, Grenoble, France [1 ]
机构：
来源：
J Electron Test Theory Appl JETTA | / 2卷 / 113-127期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
[41]   Design of combinational logic circuits through an evolutionary multiobjective optimization approach [J].
Coello, CAC ;
Aguirre, AH .
AI EDAM-ARTIFICIAL INTELLIGENCE FOR ENGINEERING DESIGN ANALYSIS AND MANUFACTURING, 2002, 16 (01) :39-53
[42]   Combinational logic circuits with photonic devices [J].
Schiopu, P ;
Degeratu, V ;
Degeratu, S .
SIOEL '99: SIXTH SYMPOSIUM ON OPTOELECTRONICS, 2000, 4068 :584-590
[43]   Delay abstraction in combinational logic circuits [J].
Kobayashi, N ;
Malik, S .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (10) :1205-1212
[44]   Quaternary CMOS Combinational Logic Circuits [J].
Patel, Vasundara K. S. ;
Gurumurthy, K. S. .
2009 INTERNATIONAL CONFERENCE ON INFORMATION AND MULTIMEDIA TECHNOLOGY, PROCEEDINGS, 2009, :538-542
[45]   An Experiment on Evolutionary Design of Combinational Logic Circuits Using Information Theory [J].
Xiong, Fan ;
Tanik, Murat M. .
IEEE SOUTHEASTCON 2011: BUILDING GLOBAL ENGINEERS, 2011, :379-383
[46]   DESIGN OF MULTIOUTPUT CMOS COMBINATIONAL LOGIC-CIRCUITS FOR ROBUST TESTABILITY [J].
KUNDU, S .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (11) :1222-1226
[47]   Combinational logical circuits into ternary logic [J].
Degeratu, Vasile ;
Degeratu, Stefania ;
Schiopu, Paul ;
Schiopu, Carmen .
ADVANCED TOPICS IN OPTOELECTRONICS, MICROELECTRONICS, AND NANOTECHNOLOGIES IV, 2009, 7297
[48]   FAULT MASKING IN COMBINATIONAL LOGIC CIRCUITS [J].
DIAS, FJO .
IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (05) :476-482
[49]   Comparing different serial and parallel heuristics to design combinational logic circuits [J].
Coello, CAC ;
Alba, E ;
Luque, G ;
Aguirre, AH .
2003 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, 2003, :3-12
[50]   A Combinational Logic Optimization Method for Large-Scale SFQ Circuits [J].
Lin, Qun ;
Yang, Shucheng ;
Weng, Bicong ;
Ren, Jie .
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2024, 34 (09)
12345