Method for automatic design error location and correction in combinational logic circuits

被引：0

作者：

TIMA Lab, Grenoble, France ^{[1
]}

机构：

来源：

J Electron Test Theory Appl JETTA | / 2卷 / 113-127期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

共 50 条

[31] Design of Subthreshold Adiabatic Logic based Combinational and Sequential Circuits [J].

Kalyani, P. ;

Kumar, P. Satish ;

Sekhar, P. Chandra .

2017 INTERNATIONAL CONFERENCE ON EMERGING TRENDS & INNOVATION IN ICT (ICEI), 2017, :9-14

[32] A Novel Efficient Mutation for Evolutionary Design of Combinational Logic Circuits [J].

Manfrini, Francisco A. L. ;

Bernardino, Heder S. ;

Barbosa, Helio J. C. .

PARALLEL PROBLEM SOLVING FROM NATURE - PPSN XIV, 2016, 9921 :665-674

[33] Automated design of combinational logic circuits using the Ant System [J].

Coello, CAC ;

Gutiérrez, RLZ ;

García, BM ;

Aguirre, AH .

ENGINEERING OPTIMIZATION, 2002, 34 (02) :109-127

[34] Use of particle swarm optimization to design combinational logic circuits [J].

Coello, CAC ;

Luna, EH ;

Aguirre, AH .

EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, PROCEEDINGS, 2003, 2606 :398-409

[35] Study On the Impact of CDFG On The Design Aspects Of Combinational Logic Circuits [J].

Balamurugan, V. ;

Nandhitha, N. M. .

2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, :340-343

[36] Evolutionary design of combinational logic circuits using VRA processor [J].

Wang, Jin ;

Lee, Chong Ho .

IEICE ELECTRONICS EXPRESS, 2009, 6 (03) :141-147

[37] Enhanced architectures for soft error detection and correction in combinational and sequential circuits [J].

Krstic, Milos ;

Weidling, Stefan ;

Petrovic, Vladimir ;

Sogomonyan, Egor S. .

MICROELECTRONICS RELIABILITY, 2016, 56 :212-220

[38] Design error diagnosis with re-synthesis in combinational circuits [J].

Ubar, R .

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (01) :73-82

[39] Design Error Diagnosis with Re-Synthesis in Combinational Circuits [J].

Raimund Ubar .

Journal of Electronic Testing, 2003, 19 :73-82

[40] Genetic Algorithm based design of Combinational logic circuits using Universal Logic Modules [J].

Vijayakumari, C. K. ;

Mythili, P. ;

James, Rekha K. ;

Kumar, Anil C., V .

PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES, ICICT 2014, 2015, 46 :1246-1253

← 1 2 3 4 5 →