共 50 条
[21]
Multiobjective simulated annealing for design of combinational logic circuits
[J].
WCICA 2006: SIXTH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-12, CONFERENCE PROCEEDINGS,
2006,
:3481-+
[22]
Design of Memristor-Based Combinational Logic Circuits
[J].
Circuits, Systems, and Signal Processing,
2021, 40
:5825-5846
[24]
On the Use of Evolutionary Programming for Combinational Logic Circuits Design
[J].
PROGRESS IN PATTERN RECOGNITION IMAGE ANALYSIS, COMPUTER VISION, AND APPLICATIONS, CIARP 2014,
2014, 8827
:191-198
[27]
Logic Complement, a New Method of Checking the Combinational Circuits
[J].
Automation and Remote Control,
2003, 64
:153-161
[29]
Diagnosis method for single logic design errors in gate-level combinational circuits
[J].
Systems and Computers in Japan,
1997, 28 (06)
:30-38
[30]
Design of Combinational Logic circuits for Low power Reversible Logic circuits in Quantum Cellular Automata
[J].
2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES),
2014,