共 50 条
- [1] Circuit and process design considerations for ESD protection in advanced CMOS processes MICROELECTRONICS AND RELIABILITY, 1997, 37 (07): : 1087 - 1103
- [2] ESD protection design for advanced CMOS ADVANCES IN MICROELECTRONIC DEVICE TECHNOLOGY, 2001, 4600 : 123 - 131
- [4] ESD Protection Design for High-Speed Circuits in Nanoscale CMOS Process 2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2016,
- [5] ESD Protection Design on T/R Switch with Embedded SCR in CMOS Process 2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2017,
- [6] GGNMOS as ESD Protection in Different Nanometer CMOS Process 2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
- [7] ESD protection of RF circuits in standard CMOS process 2002 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2002, : 31 - 34
- [8] ESD protection of RF circuits in standard CMOS process 2002 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2002, : 285 - 288
- [9] ESD Protection Design for Wideband RF Applications in 65-nm CMOS Process 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1480 - 1483
- [10] ESD Protection Design for Gigahertz Differential LNA in a 65-nm CMOS Process 2015 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2015, : 322 - 324