Circuit and process design considerations for ESD protection in advanced CMOS process

被引:0
|
作者
Anderson, Warren R. [1 ]
机构
[1] Digital Equipment Corp, Hudson, United States
来源
Microelectronics Reliability | 1997年 / 37卷 / 07期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:1087 / 1103
相关论文
共 50 条
  • [1] Circuit and process design considerations for ESD protection in advanced CMOS processes
    Anderson, WR
    MICROELECTRONICS AND RELIABILITY, 1997, 37 (07): : 1087 - 1103
  • [2] ESD protection design for advanced CMOS
    Huang, JB
    Wang, GW
    ADVANCES IN MICROELECTRONIC DEVICE TECHNOLOGY, 2001, 4600 : 123 - 131
  • [3] On-chip ESD protection design by using polysilicon diodes in CMOS process
    Ker, MD
    Chen, TY
    Wang, TH
    Wu, CY
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (04) : 676 - 686
  • [4] ESD Protection Design for High-Speed Circuits in Nanoscale CMOS Process
    Lin, Chun-Yu
    Chang, Rong-Kun
    2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2016,
  • [5] ESD Protection Design on T/R Switch with Embedded SCR in CMOS Process
    Hung, Tao-Yi
    Ker, Ming-Dou
    2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2017,
  • [6] GGNMOS as ESD Protection in Different Nanometer CMOS Process
    Wang, Weihuai
    Dong, Shurong
    Zhong, Lei
    Zeng, Jie
    Yu, Zhihui
    Liu, Zhiwei
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [7] ESD protection of RF circuits in standard CMOS process
    Higashi, K
    Adan, AO
    Fukumi, M
    Tanba, N
    Yoshimasu, T
    Hayashi, M
    2002 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2002, : 31 - 34
  • [8] ESD protection of RF circuits in standard CMOS process
    Higashi, K
    Adan, AO
    Fukumi, M
    Tanba, N
    Yoshimasu, T
    Hayashi, M
    2002 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2002, : 285 - 288
  • [9] ESD Protection Design for Wideband RF Applications in 65-nm CMOS Process
    Chu, Li-Wei
    Lin, Chun-Yu
    Ker, Ming-Dou
    Song, Ming-Hsiang
    Tseng, Jen-Chou
    Jou, Chewn-Pu
    Tsai, Ming-Hsien
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1480 - 1483
  • [10] ESD Protection Design for Gigahertz Differential LNA in a 65-nm CMOS Process
    Lin, Chun-Yu
    Fan, Mei-Lian
    Fu, Wei-Hao
    2015 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2015, : 322 - 324