ISOLATED VERTICAL N-P-N TRANSISTOR IN AN N-WELL CMOS PROCESS.

被引：0
|
作者：
Zeitzoff, Peter M. [1 ]
Anagnostopoulos, Constantine N. [1 ]
Wong, Kwok Y. [1 ]
Brandt, Brian P. [1 ]
机构：
[1] Eastman Kodak Co, Rochester, NY, USA, Eastman Kodak Co, Rochester, NY, USA
来源：
IEEE Journal of Solid-State Circuits | 1984年 / SC-20卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
17
引用
收藏
页码：489 / 494
相关论文
共 50 条
  • [41] INTEGRATED 3-D MAGNETIC SENSOR BASED ON AN N-P-N TRANSISTOR
    KORDIC, S
    IEEE ELECTRON DEVICE LETTERS, 1986, 7 (03) : 196 - 198
  • [42] SBD Layout Optimization with Effect of N-well to p-Substrate pn Junctions in 0.18 μm CMOS Process
    Chang, Wei-Ling
    Meng, Chinchun
    Huang, Guo-Wei
    2016 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC2016), 2016,
  • [43] EPITAXIAL LAYER ENHANCEMENT OF N-WELL GUARD RINGS FOR CMOS CIRCUITS
    TROUTMAN, RR
    IEEE ELECTRON DEVICE LETTERS, 1983, 4 (12) : 438 - 440
  • [44] SILICON-GATE N-WELL CMOS PROCESS BY FULL ION-IMPLANTATION TECHNOLOGY
    OHZONE, T
    SHIMURA, H
    TSUJI, K
    HIRAO, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (09) : 1789 - 1795
  • [45] BASE CURRENT REVERSAL PHENOMENON IN A CMOS COMPATIBLE HIGH-GAIN N-P-N GATED LATERAL BIPOLAR-TRANSISTOR
    HUANG, TH
    CHEN, MJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (02) : 321 - 327
  • [46] LATCHUP PERFORMANCE OF RETROGRADE AND CONVENTIONAL N-WELL CMOS TECHNOLOGIES.
    Lewis, Alan G.
    Martin, Russel A.
    Huang, Tiao-Yuan
    Chen, John Y.
    Koyanagi, Mitsumasa
    IEEE Transactions on Electron Devices, 1987, ED-34 (10) : 2156 - 2164
  • [47] 1.0-MU-M N-WELL CMOS BIPOLAR TECHNOLOGY
    MOMOSE, H
    SHIBATA, H
    SAITOH, S
    MIYAMOTO, J
    KANZAKI, K
    KOHYAMA, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (01) : 137 - 143
  • [48] PROCESS AND DEVICE PERFORMANCE OF 1-MU-M-CHANNEL N-WELL CMOS TECHNOLOGY
    YAMAGUCHI, T
    MORIMOTO, S
    KAWAMOTO, GH
    DELACY, JC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (02) : 205 - 214
  • [49] Improved gain 60 GHz CMOS antenna with N-well grid
    Barakat, Adel
    Allam, Ahmed
    Elsadek, Hala
    Abdel-Rahman, Adel B.
    Pokharel, Ramesh K.
    Kaho, Takana
    IEICE ELECTRONICS EXPRESS, 2016, 13 (05):
  • [50] N-p-n bipolar-junction-transistor detector with integrated p-n-p biasing transistor - feasibility study, design and first experimental results
    Verzellesi, G
    Bergamini, D
    Dalla Betta, GF
    Piemonte, C
    Boscardin, M
    Bosisio, L
    Bettarini, S
    Batignani, G
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2006, 21 (02) : 194 - 200
12345