ISOLATED VERTICAL N-P-N TRANSISTOR IN AN N-WELL CMOS PROCESS.

被引:0
|
作者
Zeitzoff, Peter M. [1 ]
Anagnostopoulos, Constantine N. [1 ]
Wong, Kwok Y. [1 ]
Brandt, Brian P. [1 ]
机构
[1] Eastman Kodak Co, Rochester, NY, USA, Eastman Kodak Co, Rochester, NY, USA
关键词
D O I
暂无
中图分类号
学科分类号
摘要
17
引用
收藏
页码:489 / 494
相关论文
共 50 条
  • [21] A DEVELOPMENTAL GERMANIUM N-P-N ALLOY-JUNCTION TRANSISTOR
    JENNY, DA
    PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1953, 41 (03): : 412 - 412
  • [22] RESISTANCE MODULATION EFFECT IN N-WELL CMOS.
    Niitsu, Youichiro
    Sasaki, Gen
    Nihira, Hiroyuki
    Kanzaki, Koichi
    IEEE Transactions on Electron Devices, 1985, ED-32 (11) : 2227 - 2231
  • [23] Performance evaluation of N-well/P-sub photodiodes in 65nm CMOS process
    Ahmad, Waqas
    Tormanen, Markus
    Sjoland, Henrik
    2013 IEEE 6TH INTERNATIONAL CONFERENCE ON ADVANCED INFOCOMM TECHNOLOGY (ICAIT), 2013, : 135 - 136
  • [24] Design and characterization of a p plus /n-well SPAD array in 150nm CMOS process
    Xu, Hesong
    Pancheri, Lucio
    Betta, Gian-Franco Dalla
    Stoppa, David
    OPTICS EXPRESS, 2017, 25 (11): : 12765 - 12778
  • [25] AN N-P-N FUSION ALLOY SILICON TRANSISTOR FOR AVALANCHE MODE OPERATION
    WONSON, RC
    MCCARTHY, WA
    PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1960, 48 (03): : 379 - 379
  • [26] 2 DIMENSIONAL NUMERICAL-ANALYSIS OF A SILICON N-P-N TRANSISTOR
    HEIMEIER, HH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1973, ED20 (08) : 708 - 714
  • [27] Stochastic base doping and quantum-well enhancement of recombination in an n-p-n light-emitting transistor or transistor laser
    Then, H. W.
    Wu, C. H.
    Feng, M.
    Holonyak, N., Jr.
    Walter, G.
    APPLIED PHYSICS LETTERS, 2010, 96 (26)
  • [29] Performance Comparison of Two Types of Silicon Avalanche Photodetectors Based on N-well/P-substrate and P+/N-well Junctions Fabricated With Standard CMOS Technology
    Lee, Myung-Jae
    Choi, Woo-Young
    JOURNAL OF THE OPTICAL SOCIETY OF KOREA, 2011, 15 (01) : 1 - 3
  • [30] EXPERIENCE IN 3-MICRON PROCESSING - A 10 VOLT N-WELL CMOS PROCESS
    BEERNAERT, D
    ELECTRICAL COMMUNICATION, 1984, 58 (04): : 398 - 404