ISOLATED VERTICAL N-P-N TRANSISTOR IN AN N-WELL CMOS PROCESS.

被引:0
|
作者
Zeitzoff, Peter M. [1 ]
Anagnostopoulos, Constantine N. [1 ]
Wong, Kwok Y. [1 ]
Brandt, Brian P. [1 ]
机构
[1] Eastman Kodak Co, Rochester, NY, USA, Eastman Kodak Co, Rochester, NY, USA
关键词
D O I
暂无
中图分类号
学科分类号
摘要
17
引用
收藏
页码:489 / 494
相关论文
共 50 条
  • [1] AN ISOLATED VERTICAL N-P-N TRANSISTOR IN AN N-WELL CMOS PROCESS
    ZEITZOFF, PM
    ANAGNOSTOPOULOS, CN
    WONG, KY
    BRANDT, BP
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (02) : 489 - 494
  • [2] VERTICAL ISOLATION IN SHALLOW N-WELL CMOS CIRCUITS
    LEWIS, AG
    MARTIN, RA
    CHEN, JY
    HUANG, TY
    KOYANAGI, M
    IEEE ELECTRON DEVICE LETTERS, 1987, 8 (03) : 107 - 109
  • [3] EXPERIENCE IN 3-MICRON PROCESSING: A 10 VOLT N-WELL CMOS PROCESS.
    Beernaert, Dirk
    Electrical communication, 1984, 58 (04): : 398 - 404
  • [4] SCHOTTKY COLLECTOR TRANSISTOR SWITCH WITH MERGED VERTICAL N-P-N LOAD
    HEWLETT, F
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (11) : 1847 - 1848
  • [5] VERTICAL ISOLATION IN SHALLOW n-WELL CMOS CIRCUITS.
    Lewis, Alan G.
    Martin, Russel A.
    Chen, John Y.
    Huang, Tiao-Yuan
    Koyanagi, Mitsumasa
    Electron device letters, 1987, EDL-8 (03): : 107 - 109
  • [6] AN N-WELL CMOS DYNAMIC RAM
    SHIMOHIGASHI, K
    MASUDA, H
    KAMIGAKI, Y
    ITOH, K
    HASHIMOTO, N
    ARAI, E
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (04) : 714 - 718
  • [7] STRESS EFFECTS ON N-P-N TRANSISTOR PARAMETERS
    MAHMOUD, AA
    CALABRESE, C
    TUDOR, JR
    PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1971, 59 (08): : 1264 - +
  • [8] A GERMANIUM N-P-N ALLOY JUNCTION TRANSISTOR
    JENNY, DA
    PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1953, 41 (12): : 1728 - 1734
  • [9] N-P-N PLANAR EPITAXIAL POWER TRANSISTOR
    HARDING, M
    BRUNCKE, W
    ELECTRO-TECHNOLOGY, 1966, 77 (06): : 102 - &
  • [10] N-WELL CMOS PROCESS SPEEDS UP GATE ARRAYS
    GOLD, M
    ELECTRONIC DESIGN, 1981, 29 (24) : 35 - 36