The problem of testing sequential machines using a checking experiment is investigated. An algorithm is given to augment sequential machines by adding extra input(s) to make them testable. In addition, a circuit modification method that is similar to scan methods is presented which can be used to test the augmented machine by the checking experiment. A justification of this method for a VLSI environment is given by determining the overheads.