共 50 条
- [31] PHOTOLITHOGRAPHIC ETCHING METHOD FOR INTEGRATED CIRCUITS. IBM Technical Disclosure Bulletin, 1974, 16 (09): : 2863 - 2864
- [32] FUNDAMENTAL PHYSICAL LIMITATIONS IN INTEGRATED CIRCUITS. Electronic Engineering (London), 1975, 47 (564): : 52 - 55
- [34] Considerations for the Design of Integrated MIS Circuits. Nachrichtentechnik Elektronik, 1975, 25 (03): : 94 - 99
- [36] Planarization technology for Josephson integrated circuits. Electron device letters, 1988, 9 (08): : 414 - 416
- [37] AMORPHOUS SILICON LOGIC INTEGRATED CIRCUITS. Applied physics. A, Solids and surfaces, 1988, A45 (01): : 53 - 61
- [39] EXPERIMENTAL FABRICATION OF JOSEPHSON INTEGRATED CIRCUITS. Transactions of the Institute of Electronics and Communication Engineers of Japan, Section E (English), 1979, E62 (11): : 749 - 753
- [40] PLASTIC ENCAPSULATION OF SILICON INTEGRATED CIRCUITS. Plastics and Rubber: Materials and Applications, 1980, 5 (02): : 49 - 56