COMPUTER ARCHITECTURE FOR DIGITAL LOGIC SIMULATION.

被引：0

作者：

Barto, R.

Szygenda, S.A.

机构：

来源：

Electronic Engineering (London) | 1980年 / 52卷 / 642期

关键词：

Compendex;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

LOGIC CIRCUITS

引用

页码：35 / 66

共 50 条

[1] A COMPUTER ARCHITECTURE FOR DIGITAL LOGIC SIMULATION
BARTO, R
SZYGENDA, SA
ELECTRONIC ENGINEERING, 1980, 52 (642): : 35 - &
[2] A new timing mechanism architecture for discrete logic event simulation.
Dalton, D
INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, PROCEEDINGS, 1999, : 1236 - 1242
[3] COMMUNICATION SYSTEMS LABORATORY COURSE BY DIGITAL COMPUTER SIMULATION.
Kang, Seog Young
CoED, 1988, 8 (02): : 31 - 34
[4] TABLE LOOKUP TECHNIQUES FOR FAST AND FLEXIBLE DIGITAL LOGIC SIMULATION.
Ulrich, Ernst
Jahrbuch der Schiffbautechnischen Gesellschaft, 1980, : 560 - 563
[5] COMPUTER CIRCUIT SIMULATION.
Blume, Wolfram
1600, (11):
[6] PROCESS ORIENTED LOGIC SIMULATION.
Leinwand, Sany M.
Proceedings - Design Automation Conference, 1981, : 511 - 517
[7] FUNCTIONAL MODELLING FOR LOGIC SIMULATION.
Raeth, Peter G.
Acken, John M.
Lamont, Gary B.
Borky, John M.
Proceedings - Design Automation Conference, 1981, : 791 - 795
[8] SUSPENSION DYNAMICS BY COMPUTER SIMULATION.
Diboll Jr., W.B.
Bieniecki, H.S.
1972,
[9] SIMULATION OF DIGITAL CONTROL SYSTEMS ON AN ANALOG COMPUTER WITH DIGITAL LOGIC
CLEMENCE, CR
SIMULATION, 1970, 14 (02) : 89 - &
[10] LANGUAGES FOR HYBRID/DIGITAL SIMULATION.
Elzas, M.S.
Kettenis, D.
Annales de l'Association Internationale pour le Calcul Analogique, 1975, 17 (04): : 245 - 252