共 50 条
- [31] A Discrete Event System approach to On-line Testing of digital circuits with measurement limitation ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2016, 19 (03): : 1473 - 1487
- [32] On-line testing of digital circuits for n-detect and bridging fault models 14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 88 - 93
- [33] The logarithmic checking method for on-line testing of computing circuits for processing of the approximated data PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 416 - 423
- [34] CELLULAR-AUTOMATA AS A BIST STRUCTURE FOR TESTING CMOS CIRCUITS IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1994, 141 (01): : 41 - 47
- [36] On-line testing for VLSI ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 1042 - 1042
- [37] Implicit functional testing for analog circuits 14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 489 - 494
- [38] Digital-compatible BIST for analog circuits using transient response sampling IEEE DESIGN & TEST OF COMPUTERS, 2000, 17 (03): : 106 - 115
- [40] A Simple Testing Structure for Analog Circuits THIRD INTERNATIONAL CONFERENCE ON INFORMATION SECURITY AND INTELLIGENT CONTROL (ISIC 2012), 2012, : 25 - 28