Bit-level pipelined VLSI architecture for running order algorithm

被引：0
|
作者：
Taiwan Univ, Taipei, Taiwan [1 ]
机构：
来源：
IEEE Trans Signal Process | / 8卷 / 2140-2144期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] A bit-level pipelined VLSI architecture for the running order algorithm
    Chen, CT
    Chen, LG
    Hsiao, JH
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1997, 45 (08) : 2140 - 2144
  • [2] RUNNING ORDER-STATISTICS ON A BIT-LEVEL SYSTOLIC ARRAY
    PETKOV, N
    LECTURE NOTES IN COMPUTER SCIENCE, 1989, 342 : 317 - 325
  • [3] Design and characterisation of a CMOS VLSI self-timed multiplier architecture based on a bit-level pipelined-array structure
    Acosta, AJ
    Jimenez, R
    Barriga, A
    Bellido, MJ
    Valencia, M
    Huertas, JL
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (04): : 247 - 253
  • [4] PARALLEL BIT-LEVEL PIPELINED VLSI DESIGNS FOR HIGH-SPEED SIGNAL-PROCESSING
    HATAMIAN, M
    CASH, GL
    PROCEEDINGS OF THE IEEE, 1987, 75 (09) : 1192 - 1202
  • [5] BIT-LEVEL PIPELINED DIGIT-SERIAL MULTIPLIER
    AGGOUN, A
    ASHUR, A
    IBRAHIM, MK
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1993, 75 (06) : 1209 - 1219
  • [6] Verification of executable pipelined machines with bit-level interfaces
    Manolios, P
    Srinivasan, SK
    ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 855 - 862
  • [7] Implementation of bit-level pipelined digit-serial multipliers
    Landernäs, K
    Holmberg, J
    Gustafsson, O
    NORSIG 2004: PROCEEDINGS OF THE 6TH NORDIC SIGNAL PROCESSING SYMPOSIUM, 2004, 46 : 125 - 128
  • [8] Bit-level pipelined digit-serial array processors
    Aggoun, A
    Ibrahim, MK
    Ashur, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (07): : 857 - 868
  • [9] An improved architecture for bit-level matrix multiplication
    Grover, RS
    Shang, WJ
    Li, Q
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 2257 - 2264
  • [10] A VLSI design of high speed bit-level Viterbi decoder
    Kim, Min Woo
    Cho, Jun Dong
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 309 - +
12345