SOI wafer flow process for stencil mask fabrication

被引：0
作者：
Butschke, J. [1 ]
Ehrmann, A. [2 ]
Höfflinger, B. [1 ]
Irmscher, M. [1 ]
Käsmaier, R. [2 ]
Letzkus, F. [1 ]
Löschner, H. [3 ]
Mathuni, J. [2 ]
Reuter, C. [1 ]
Schomburg, C. [1 ]
Springer, R. [1 ]
机构：
[1] Inst. fur Mikroelektronik Stuttgart, Allmandring 30a, 70569 Stuttgart, Germany
[2] Siemens AG, Otto-Hahn-Ring 6, 81739 München, Germany
[3] Ionen Mikrofabrikations Syst. GmbH, Schreygasse 3, 1020 Wien, Austria
来源：
Microelectronic Engineering | 1999年 / 46卷 / 01期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：473 / 476
相关论文
共 50 条
  • [21] Stencil printing process of buffer layer for wafer level CSP
    Ezawa, H
    Seto, M
    Miyata, M
    Tazawa, H
    2001 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2001, 4587 : 95 - 99
  • [22] Scanning micromirrors fabricated by an SOI/SOI wafer-bonding process
    Zhou, LX
    Kahn, JM
    Pister, KSJ
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2006, 15 (01) : 24 - 32
  • [23] FABRICATION OF A NOVEL RESONANT PRESSURE SENSOR BASED ON SOI WAFER
    Ma, Zhibo
    Ren, Sen
    Qiao, Dayong
    Yuan, Wezheng
    MicroNano2008-2nd International Conference on Integration and Commercialization of Micro and Nanosystems, Proceedings, 2008, : 593 - 596
  • [24] Process optimization on mask fabrication
    Sakurai, H
    Itoh, M
    Kumagae, A
    Anze, H
    Abe, T
    Higashikawa, I
    PHOTOMASK AND X-RAY MASK TECHNOLOGY V, 1998, 3412 : 183 - 189
  • [25] A Plasma Immersion Ion Implantation system for SOI wafer fabrication
    Feng, LM
    Lamm, AJ
    Liu, W
    Garces, E
    Chan, C
    Current, MI
    Henley, FJ
    2000 INTERNATIONAL CONFERENCE ON ION IMPLANTATION TECHNOLOGY, PROCEEDINGS, 2000, : 289 - 292
  • [26] Silicon-On-Insulator (SOI) wafer fabrication for MEMS applications
    KotiReddy, BR
    Rao, PRS
    DasGupta, A
    Bhat, KN
    SMART MATERIALS, STRUCTURES, AND SYSTEM, PTS 1 AND 2, 2003, 5062 : 840 - 845
  • [27] Application of a wafer development process to mask making
    Lee, G
    Berger, C
    Bürgel, C
    Feicke, A
    Cantrell, R
    Tschinkl, M
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XII, PTS 1 AND 2, 2005, 5853 : 445 - 453
  • [28] Mixed process IC on SOI wafer for automotive application
    Iwamori, N
    Mizuno, S
    Fujimoto, H
    Kawamoto, K
    JSAE REVIEW, 2001, 22 (02): : 217 - 219
  • [29] SOI wafer achieved by smart-cut process
    Li, YX
    Zhang, ZK
    Ni, WH
    Zhang, X
    Wang, YY
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 761 - 764
  • [30] Quick and Clean: Stencil Lithography for Wafer-Scale Fabrication of Superconducting Tunnel Junctions
    Savu, Veronica
    Kivioja, Jani
    Ahopelto, Jouni
    Brugger, Juergen
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2009, 19 (03) : 242 - 244
12345