RELATING LOGIC DESIGN TO PHYSICAL GEOMETRY IN LSI CHIP.

被引：0
|
作者：
Lallier, K.W.
Savkar, A.D.
机构：
来源：
IBM Technical Disclosure Bulletin | 1976年 / 19卷 / 06期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
LOGIC DESIGN
引用
收藏
页码：2140 / 2143
相关论文
共 3 条
  • [1] DESIGN AND FABRICATION OF A 73-KBIT MAGNETIC BUBBLE MEMORY CHIP.
    Yanase, Takeyasu
    Igarashi, Kohji
    Segawa, Mikio
    1600, (14):
  • [2] Design of optimised logic interface for network-on-chip architectures
    Sakthivel, E.
    Arunraja, M.
    Uma, K. D.
    Shanthi, T.
    Muthukrishnan, A.
    ELECTRONICS LETTERS, 2018, 54 (12) : 744 - 745
  • [3] DESIGN OF LOGIC STRUCTURES FOR FLIPFLOPS AND SEQUENTIAL FUNCTIONAL LSI BLOCKS BY THE WORD-OPERATOR METHOD.
    Shagurin, I.I.
    Soviet Microelectronics (English Translation of Mikroelektronika), 1979, 8 (04): : 235 - 245
1