Pseudorandom pattern built-in self-test for embedded RAMs

被引：0
|
作者：
机构：
[1] Yamada, Teruhiko
[2] Nakajima, Hiroshi
来源：
Yamada, Teruhiko | 1600年 / 21期
关键词：
(Edited Abstract);
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Built-in self-test and repair (BISTR) techniques for embedded RAMS
    Lu, SK
    Huang, SC
    RECORDS OF THE 2004 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2004, : 60 - 64
  • [2] REALISTIC BUILT-IN SELF-TEST FOR STATIC RAMS
    DEKKER, R
    BEENKER, F
    THIJSSEN, L
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (01): : 26 - 34
  • [3] A BUILT-IN SELF-TEST ALGORITHM FOR ROW COLUMN PATTERN SENSITIVE FAULTS IN RAMS
    FRANKLIN, M
    SALUJA, KK
    KINOSHITA, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (02) : 514 - 524
  • [4] Built-in self-test for multi-port RAMs
    Wu, YJ
    Gupta, S
    SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 398 - 403
  • [5] Built-in self-test for embedded voltage regulator
    Shi, Jiang
    Smith, Ricky
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 133 - 136
  • [6] A programmable built-in self-test for embedded DRAMs
    Banerjee, S
    Chowdhury, DR
    Bhattacharya, BB
    2005 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING - PROCEEDINGS, 2005, : 58 - 63
  • [7] Survey on built-in self-test and built-in self-repair of embedded memories
    Jiang, Jian-Hui
    Zhu, Wei-Guo
    Tongji Daxue Xuebao/Journal of Tongji University, 2004, 32 (08): : 1050 - 1056
  • [8] A Built-In Self-Test Scheme for 3D RAMs
    Yu, Yun-Chao
    Chou, Che-Wei
    Li, Jin-Fu
    Lo, Chih-Yen
    Kwai, Ding-Ming
    Chou, Yung-Fa
    Wu, Cheng-Wen
    PROCEEDINGS INTERNATIONAL TEST CONFERENCE 2012, 2012,
  • [9] Arithmetic pattern generators for built-in self-test
    Stroele, AP
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 131 - 134
  • [10] Test pattern generators for distributed and embedded built-in self-test at register transfer level
    Vorisek, V
    INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 253 - 254
12345