100MHz LOGIC ANALYZER.

被引：0

|

作者：

Harada, Hideo

机构：

来源：

National technical report | 1981年 / 27卷 / 01期

关键词：

Compendex;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

LOGIC CIRCUITS

引用

收藏

页码：49 / 56

相关论文

共 23 条

[21] MASK PATTERN ANALYZER WITH CIRCUIT CHECK DATA AND LOGIC SIMULATION OUTPUTS.
Barnes, Donald E.
1600, IEEE (77CH1315-1 C/CAS), New York, NY
[22] THREE-PHASE GaAs SCHOTTKY-BARRIER CCD OPERATED UP TO 100-MHz CLOCK FREQUENCY.
Ablassmeier, Ulrich
Kellner, Walter
Herbst, Heiner
Kniepkamp, Hermann
IEEE Transactions on Electron Devices, 1980, ED-27 (06)
[23] Circular Array N-Beam Digital Beamformer Having Low Arithmetic Complexity: 16 Simultaneous 100 MHz Beams at 2.4 GHz
Ariyarathna, Viduneth
Madanayake, Arjuna
IEEE Transactions on Radar Systems, 2023, 1 : 318 - 324