共 32 条
[1]
Dehon A., Lincoln P., Savage J., Stochastic assembly of sublithographic nanoscale interfaces, IEEE Trans Nanotechnol, 2, 3, pp. 165-174, (2003)
[2]
Savage J.E., Rachlin E., DeHon A., Lieber C.M., Wu Y., Radial addressing of nanowires, ACM Journal on Emerging Technologies in Computing Systems, 2, 2, pp. 129-154, (2006)
[3]
Kuekes P.J., Williams R.S., Demultiplexer for A Molecular Wire Crossbar Network (MWCN DEMUX), (2001)
[4]
Hogg T., Chen Y., Kuekes P., Assembling nanoscale circuits with randomized connections, IEEE Trans Nanotechnol, 5, 2, pp. 110-122, (2006)
[5]
Gopalakrishnan K., Shenoy R.S., Rettner C., King R., Zhang Y., Kurdi B., Bozano L.D., Weslser J.J., Rothwell M.B., Jurich M., Sanchez M.I., Hernandez M., Rice P.M., Risk W.P., Wickramasinghe H.K., The micro to nano addressing block, IEEE Electron Devices Meeting, (2005)
[6]
Ben Jamaa M.H., Atienza D., Moselund K.E., Bouvet D., Ionescu A.M., Leblebici Y., De Micheli G., Variability-aware design of multi-level logic decoders for nanoscale crossbar memories, IEEE Trans Computer-Aided des, 27, 11, pp. 2053-2067, (2008)
[7]
Ben Jamaa M.H., Leblebici Y., De Micheli G., Decoding nanowire arrays fabricated with the multi-spacer patterning technique, Design Automation Conference (DAC), (2009)
[8]
Luo Y., Collier C.P., Jeppesen J.O., Nielsen K.A., Deionno E., Ho G., Perkins J., Tseng H.-R., Yamamoto T., Stoddart J.F., Heath J.R., Two-dimensional molecular electronics circuits, J Chem Phys Phys Chem, 3, pp. 519-525, (2002)
[9]
Dehon A., Design of programmable interconnect for sublithographic programmable logic arrays, Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA), pp. 127-137, (2005)
[10]
Beckman R., Johnston-Halperin E., Luo Y., Green J.E., Heath J.R., Materials science - Bridging dimensions: Demultiplexing ultrahigh-density nanowire circuits, Science, 310, 5747, pp. 465-468, (2005)