VLSI implement of JPEG2000 arithmetic decoder

被引：0
|
作者：
Fang, Han [1 ]
Huang, Quan-Ping [1 ]
Zhou, Rong-Zheng [1 ]
Hong, Zhi-Liang [1 ]
机构：
[1] ASIC and System State Key Lab., Fudan University, Shanghai 200433, China
来源：
Dianzi Keji Daxue Xuebao/Journal of the University of Electronic Science and Technology of China | 2006年 / 35卷 / 06期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：920 / 923
相关论文
共 50 条
  • [1] FPGA implementation of the JPEG2000 binary arithmetic (MQ) decoder
    David J. Lucking
    Eric J. Balster
    Kerry L. Hill
    Frank A. Scarpino
    Journal of Real-Time Image Processing, 2013, 8 : 411 - 419
  • [2] Reduced latency arithmetic decoder for JPEG2000 block decoding
    Dyer, M
    Nooshabadi, S
    Taubman, D
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2076 - 2079
  • [3] FPGA implementation of the JPEG2000 binary arithmetic (MQ) decoder
    Lucking, David J.
    Balster, Eric J.
    Hill, Kerry L.
    Scarpino, Frank A.
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2013, 8 (04) : 411 - 419
  • [4] Implementation of JPEG2000 arithmetic decoder on a dynamically reconfigurable ATMEL FPGA
    Bouchoux, S
    Bourennane, EB
    Miteran, J
    Paindavoine, M
    VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 237 - 238
  • [5] Implementation of JPEG2000 arithmetic decoder using dynamic reconfiguration of FPGA
    Bouchoux, S
    Bourennane, EB
    Paindavoine, M
    ICIP: 2004 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1- 5, 2004, : 2841 - 2844
  • [6] Design and Implementation of JPEG2000 Arithmetic Decoder based on Handel-C
    Zhu, Tingsong
    Zhou, Jianyang
    Liu, Shunkui
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION IN COMMUNICATION, 2009, : 505 - 508
  • [7] The Optimized JPEG2000 decoder on PDA
    Dept. of Electronics, and Electrical Engineering, Dankook University, Korea, Republic of
    Int. Workshop Image Analysis Multimedia Interact. Serv.,
  • [8] A High-Throughput VLSI Architecture Design of Arithmetic Encoder in JPEG2000
    Zhixiong Di
    Yue Hao
    Jiangyi Shi
    Peijun Ma
    Journal of Signal Processing Systems, 2015, 81 : 227 - 247
  • [9] A High-Throughput VLSI Architecture Design of Arithmetic Encoder in JPEG2000
    Di, Zhixiong
    Hao, Yue
    Shi, Jiangyi
    Ma, Peijun
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2015, 81 (02): : 227 - 247
  • [10] VLSI architecture of DWT for JPEG2000
    Liu, Lei-Bo
    Wang, Xue-Jin
    Meng, Hong-Ying
    Wang, Zhi-Hua
    Chen, Hong-Yi
    Xia, Yu-Wen
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2002, 30 (11): : 1609 - 1612
12345