Yield enhancement with a novel method in design of application-specific networks on chips

被引：0
作者：
Fekr A.R. [1 ]
Janidarmian M. [1 ]
Bokharaei V.S. [2 ]
Khademzadeh A. [3 ]
机构：
[1] CE Department, Science and Research Branch, Islamic Azad University, Tehran
[2] ECE Department, Shahid Beheshti University, Tehran
[3] Iran Telecommunication Research Center, Tehran
来源：
Lecture Notes in Electrical Engineering | 2011年 / 90 LNEE卷
关键词：
Communication cost; Contention factor; Mapping; Network-on-Chip; Particle swarm optimization; Robustness index;
D O I：
10.1007/978-94-007-1192-1_21
中图分类号：
学科分类号：
摘要：
Network on Chip (NoC) has been proposed as a new paradigm for designing System on Chip (SoC) which supports high degree of scalability and reusability. One of the most important issues in an NoC design is how to map an application on NoC-based architecture in order to satisfy the performance and cost requirements. In this paper a novel procedure is introduced to find an optimal application-specific NoC using Particle Swarm Optimization (PSO) and a linear function which considers communication cost, robustness index and contention factor. Communication cost is a common metric in evaluation of different mapping algorithms which have direct impact on power consumption and performance of the mapped NoC. Robustness index is used as a criterion for estimating fault-tolerant properties of NoCs and contention factor highly affects the latency, throughput and communication energy consumption. The experimental results on two real core graphs VOPD and MPEG-4 reveal the power of proposed procedure to explore design space and how effective designer can customize and prioritize the impact of metrics. © 2011 Springer Science+Business Media B.V.
引用
收藏
页码：247 / 257
页数：10
相关论文
共 10 条
  • [1] Shen W.-T., Chao C.-H., Lien Y.-K., Wu A.-Y., A new binomial mapping and optimization algorithm for reduced-complexity mesh-based on-chip network, Proceedings - NOCS 2007: First International Symposium on Networks-on-Chip, pp. 317-322, (2007)
  • [2] Janidarmian M., Khademzadeh A., Tavanpour M., Onyx: A new heuristic bandwidth-constrained mapping of cores onto tile based Network on Chip, IEICE Electron Express, 6, 1, pp. 1-72, (2009)
  • [3] Zhihua C.U.I., Xingjuan C.A.I., Jianchao Z.E.N.G., Choatic performance-dependant particle swarm optimization, Int J Innov Comput Inf Control, 5, 4, pp. 951-960, (2009)
  • [4] Tornero R., Sterrantino V., Palesi M., Orduna J.M., A multi-objective strategy for concurrent mapping and routing in networks on chip, Proceedings of the 2009 IEEE International Symposium on Parallel & Distributed Processing, pp. 1-8, (2009)
  • [5] Dally W.J., Towles B., Principle and Practice of Interconnection Network, (2004)
  • [6] Glass C.J., Ni L.M., The turn model for adaptive routing, J Assoc Comput Mach, 41, 5, pp. 874-902, (1994)
  • [7] Palest M., Longos G., Signorino S., Holsmark R., Kumar S., Catania V., Design of bandwidth aware and congestion avoiding efficient routing algorithms for networks-on-chip platforms, Proceedings - Second IEEE International Symposium on Networks-on-Chip, NOCS 2008, pp. 97-106, (2008)
  • [8] Palesi M., Holsmark R., Kumar S., Catania V., A methodology for design of application specific deadlock-free routing algorithms for NoC systems, CODES+ISSS 2006: Proceedings of the 4th International Conference on Hardware Software Codesign and System Synthesis, pp. 142-147, (2006)
  • [9] Chou C., Marculescu R., Contention-aware application mapping for Network-on-Chip communication architectures computer design, 2008, IEEE International Conference on ICCD 2008, 19, pp. 164-169, (2009)
  • [10] Roshan Fekr A., Khademzadeh A., Janidarmian M., Samadi Bokharaei V., Bandwidth/fault tolerance/contention aware application-specific NoC using PSO as a mapping generator, Lecture Notes in Engineering and Computer Science: Proceedings of the World Congress on Engineering 2010, pp. 247-252, (2010)
1