An innovative approach for regular expression matching based on noc architecture

被引：0

作者：

Linhai, Cui ^{[1
]}

机构：

[1] Harbin University of Science and Technology, Harbin

来源：

International Journal of Smart Home | 2014年 / 8卷 / 01期

关键词：

Deep packet inspection; Finite state machine; Network-on-chip; Reconfigurable design; Regular expression matching; Throughput;

D O I：

10.14257/ijsh.2014.8.1.06

中图分类号：

学科分类号：

摘要：

An new regular expression (regex) matching method based on Network-on-Chip(NoC) architecture is proposed in this paper. The idea is to combine a new kind of regex matching engine implemented in hardware with NoC architecture to get a high matching rate. The Regex matching was performed by partitioning the regex into several parts to make the finite state machine (FSM) simpler. Each part of regex can be matched by an engine cell core, and each core communicates with other cores by routers on a NOC topology. This method is suitable for different rule libraries in Deep packet inspection (DPI) and is easy to change the rule library of regex stored in memory. The engine was designed and implemented based on field programming gate array (FPGA) as a prototype and a model to implement the architecture in Application-Specific Integrated Circuits (ASIC) is also discussed in this paper. The experimental results show that this method can make regex matching much faster than traditional methods. © 2014 SERSC.

引用

页码：45 / 52

页数：7

共 14 条

[11]

Dally J., Towles B., Principles and Practices of Interconnection Networks Morgan Kaufmann, (2004)

[12]

Pratim Pande P., Grecu C., Jones M., Ivanov A., Saleh R., Performance evaluation and design trade-offs for network-on-chip interconnect architectures, IEEE Transactions on Computers, 54, 8, pp. 1025-1040, (2005)

[13]

Agarwal A., Iskander C., Multisystems H., Shankar R., Survey of network on chip (NoC) architectures & contributions, Journal of Engineering, Computing and Architecture, (2009)

[14]

Rijpkema E., Goossens K., Radulescu A., Dielissen J., van Meerbergen J., Wielage P., Waterlander E., Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip, IEEE Proc. on Computers and Digital Techniques, 150, 5, pp. 294-302, (2003)

← 1 2 →