Wafer-level hermetic package with through-wafer interconnects

被引：0
作者：
Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, Shanghai 200050, China [1 ]
不详 [2 ]
机构：
来源：
J Fun Mater Dev | 2006年 / 6卷 / 469-473期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Wafer-Level Package With Simultaneous TSV Connection and Cavity Hermetic Sealing by Solder Bonding for MEMS Device
    Cao, Yuhan
    Ning, Wenguo
    Luo, Le
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2009, 32 (03): : 125 - 132
  • [42] Experimental studies of through-wafer copper interconnect in wafer level MEMS packaging
    Choa, Sung-Hoon
    Fracture and Damage Mechanics V, Pts 1 and 2, 2006, 324-325 : 231 - 234
  • [43] Ultra thin hermetic wafer level, chip scale package
    Shiv, L.
    Heschel, M.
    Korth, H.
    Weichel, S.
    Hauffe, R.
    Kilian, A.
    Semak, B.
    Houlberg, M.
    Egginton, P.
    Hase, A.
    Kuhmann, J.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1122 - +
  • [44] Wafer-level MEMS Package and Its Reliability Issues
    Tanaka, Shuji
    Esashi, Masayoshi
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [45] Sol-compliant wafer-level package technologies
    Bakir, Muhannad
    Mulé, Anthony
    Thacker, Hiren
    Kohl, Paul
    Martin, Kevin
    Meindl, James
    Semiconductor International, 2002, 25 (04) : 61 - 64
  • [46] Wafer-level vacuum package with vertical feed throughs
    Chae, J
    Giachino, JM
    Najafi, K
    MEMS 2005 Miami: Technical Digest, 2005, : 548 - 551
  • [47] Heat Dissipation Capability of a Package-on-Package Embedded Wafer-Level Package
    Han, Yong
    Lau, Boon Long
    Jung, Boo Yang
    Zhang, Xiaowu
    IEEE DESIGN & TEST, 2015, 32 (04) : 32 - 39
  • [48] Development of Package-on-Package Using Embedded Wafer-Level Package Approach
    Chong, Ser Choong
    Wee, David Ho Soon
    Rao, Vempati Srinivasa
    Vasarla, Nagendra Sekhar
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (10): : 1654 - 1662
  • [49] Laser closing of window as a novel wafer-level hermetic packaging technology
    Cheung, KP
    Wang, Y
    Pai, CS
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 566 - 571
  • [50] Wafer-level hermetic packaged dual-axis digital microaccelerometer
    Lee, Sangmin
    Kim, Sungwook
    Lee, Sang Chul
    Ko, Hyoungho
    Park, Yonghwa
    Kim, Nam-Kuk
    Cho, Dong-il Dan
    2006 SICE-ICASE INTERNATIONAL JOINT CONFERENCE, VOLS 1-13, 2006, : 3913 - +
12345