Hybrid Graph Representation and Learning Framework for High-Level Synthesis Design Space Exploration

被引:0
|
作者
Taghipour, Pouya [1 ]
Granger, Eric [2 ]
Blaquiere, Yves [1 ]
机构
[1] Ecole Technol Super ETS, Dept Elect Engn, LaCIME, Montreal, PQ H3C 1K3, Canada
[2] Ecole Technol Super ETS, Dept Syst Engn, LIVIA, ILLS, Montreal, PQ H3C 1K3, Canada
来源
IEEE ACCESS | 2024年 / 12卷
基金
加拿大自然科学与工程研究理事会;
关键词
Accuracy; Predictive models; Analytical models; Costs; Codes; Training; Graph neural networks; Standards; Optimization; Logic; Electronic design automation (EDA); high-level synthesis (HLS); design space exploration (DSE); machine learning (ML); graph neural networks (GNN); field-programmable gate array (FPGA);
D O I
10.1109/ACCESS.2024.3509606
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Optimizing hardware accelerators in high-level synthesis (HLS) relies on design space exploration (DSE), which involves experimenting with different pragma options and trading off hardware cost and performance metrics (HCPMs) to identify Pareto-optimal solutions. The exponential growth of the design space, poor quality-of-results (QoR) estimation by HLS tools, and lengthy post-implementation runtime have made the HLS DSE process highly challenging and time-consuming. Automating this process could reduce time-to-market and associated development costs. Learning-based methods, particularly graph neural networks (GNNs), have shown considerable potential in addressing HLS QoR/DSE problems by modeling the mapping function from control data flow graphs (CDFGs) of HLS designs to their logic, enabling early estimation of QoR during the compilation phase of the hardware design flow. However, there is still a gap in terms of their prediction accuracy. Indeed, modeling HLS-related problems using GNNs that efficiently capture the complex patterns arising from applied pragmas and low-level characteristics of HLS specifications is challenging. This paper introduces a novel hybrid graph representation and learning framework under a multi-task setting, featuring two distinct types of CDFGs derived from two different sources. Furthermore, various models are proposed to fuse features and knowledge in joint, sequential, and parallel learning architectures, aiming to improve the overall accuracy and generalization in predicting QoR and approximating the Pareto frontier (PF). Experimental results show that our framework can attain a higher level of performance than the state-of-the-art baseline models over unseen designs, with an average relative improvement of 47.4 % and 16.0 % for resource utilization and performance metrics, respectively. Additionally, considering various HLS designs with different design space sizes, a 26.8 % enhancement in DSE PF approximation is observed.
引用
收藏
页码:189574 / 189589
页数:16
相关论文
共 50 条
  • [41] Supervised High-Level Feature Learning With Label Consistencies for Object Recognition
    Wang, Yuebin
    Zhou, Xun
    Yang, Honglei
    Zhang, Liqiang
    Liu, Suhong
    Wang, Faqiang
    Li, Xingang
    Mathiopoulos, P. Takis
    IEEE TRANSACTIONS ON GEOSCIENCE AND REMOTE SENSING, 2020, 58 (07): : 4501 - 4516
  • [42] Prerequisites for a high-level framework to design sustainable plants in the e-waste supply chain
    Barletta, Ilaria
    Johansson, Bjorn
    Reimers, Johanna
    Stahre, Johan
    Berlin, Cecilia
    22ND CIRP CONFERENCE ON LIFE CYCLE ENGINEERING, 2015, 29 : 633 - 638
  • [43] Fast and Scalable Design Space Exploration for Deep Learning on Embedded Systems
    Kutukcu, Basar
    Baidya, Sabur
    Dey, Sujit
    IEEE ACCESS, 2024, 12 : 148254 - 148266
  • [44] Insights From Bugs in FPGA High-Level Synthesis Tools: An Empirical Study of Bambu Bugs
    Wang, Zun
    Jiang, He
    Li, Xiaochen
    Guo, Shikai
    Zhao, Xu
    Zhang, Yi
    IEEE TRANSACTIONS ON RELIABILITY, 2025,
  • [45] High-level synthesis of recoverable VLSI microarchitectures
    Blough, DM
    Kurdahi, FJ
    Ohm, SY
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (04) : 401 - 410
  • [46] ON THE OPTIMIZATION OF VLSI ALLOCATION IN HIGH-LEVEL SYNTHESIS
    He Zhongli Zhou Dian Hu Qingsheng Zhuang Zhenquan(Department of Electronic Engineering
    JournalofElectronics(China), 2000, (03) : 279 - 288
  • [47] ReiPool: Reinforced Pooling Graph Neural Networks for Graph-Level Representation Learning
    Luo, Xuexiong
    Zhang, Sheng
    Wu, Jia
    Chen, Hongyang
    Peng, Hao
    Zhou, Chuan
    Li, Zhao
    Xue, Shan
    Yang, Jian
    IEEE TRANSACTIONS ON KNOWLEDGE AND DATA ENGINEERING, 2024, 36 (12) : 9109 - 9122
  • [48] Exploration-based high-level synthesis of linear analog systems operating at low/medium frequencies
    Doboli, A
    Vemuri, R
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (11) : 1556 - 1568
  • [49] Memory-Based High-Level Synthesis Optimizations Security Exploration on the Power Side-Channel
    Zhang, Lu
    Mu, Dejun
    Hu, Wei
    Tai, Yu
    Blackstone, Jeremy
    Kastner, Ryan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 2124 - 2137
  • [50] BLAST: Belling the Black-Hat High-Level Synthesis Tool
    Abderehman, Mohammed
    Gupta, Rupak
    Theegala, Rakesh Reddy
    Karfa, Chandan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (11) : 3661 - 3672