Hybrid Graph Representation and Learning Framework for High-Level Synthesis Design Space Exploration

被引:0
|
作者
Taghipour, Pouya [1 ]
Granger, Eric [2 ]
Blaquiere, Yves [1 ]
机构
[1] Ecole Technol Super ETS, Dept Elect Engn, LaCIME, Montreal, PQ H3C 1K3, Canada
[2] Ecole Technol Super ETS, Dept Syst Engn, LIVIA, ILLS, Montreal, PQ H3C 1K3, Canada
来源
IEEE ACCESS | 2024年 / 12卷
基金
加拿大自然科学与工程研究理事会;
关键词
Accuracy; Predictive models; Analytical models; Costs; Codes; Training; Graph neural networks; Standards; Optimization; Logic; Electronic design automation (EDA); high-level synthesis (HLS); design space exploration (DSE); machine learning (ML); graph neural networks (GNN); field-programmable gate array (FPGA);
D O I
10.1109/ACCESS.2024.3509606
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Optimizing hardware accelerators in high-level synthesis (HLS) relies on design space exploration (DSE), which involves experimenting with different pragma options and trading off hardware cost and performance metrics (HCPMs) to identify Pareto-optimal solutions. The exponential growth of the design space, poor quality-of-results (QoR) estimation by HLS tools, and lengthy post-implementation runtime have made the HLS DSE process highly challenging and time-consuming. Automating this process could reduce time-to-market and associated development costs. Learning-based methods, particularly graph neural networks (GNNs), have shown considerable potential in addressing HLS QoR/DSE problems by modeling the mapping function from control data flow graphs (CDFGs) of HLS designs to their logic, enabling early estimation of QoR during the compilation phase of the hardware design flow. However, there is still a gap in terms of their prediction accuracy. Indeed, modeling HLS-related problems using GNNs that efficiently capture the complex patterns arising from applied pragmas and low-level characteristics of HLS specifications is challenging. This paper introduces a novel hybrid graph representation and learning framework under a multi-task setting, featuring two distinct types of CDFGs derived from two different sources. Furthermore, various models are proposed to fuse features and knowledge in joint, sequential, and parallel learning architectures, aiming to improve the overall accuracy and generalization in predicting QoR and approximating the Pareto frontier (PF). Experimental results show that our framework can attain a higher level of performance than the state-of-the-art baseline models over unseen designs, with an average relative improvement of 47.4 % and 16.0 % for resource utilization and performance metrics, respectively. Additionally, considering various HLS designs with different design space sizes, a 26.8 % enhancement in DSE PF approximation is observed.
引用
收藏
页码:189574 / 189589
页数:16
相关论文
共 50 条
  • [31] A Fast Design Space Exploration Framework for the Deep Learning Accelerators: Work-in-Progress
    Colucci, Alessio
    Marchisio, Alberto
    Bussolino, Beatrice
    Mrazek, Voitech
    Martina, Maurizio
    Masera, Guido
    Shafique, Muhammad
    PROCEEDINGS OF THE 2020 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2019, : 34 - 36
  • [32] Technology driven high-level synthesis
    Joseph, M.
    Bhat, Narasimha B.
    Sekaran, K. Chandra
    ADCOM 2007: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, 2007, : 485 - +
  • [33] Probabilistic Scheduling in High-Level Synthesis
    Cheng, Jianyi
    Wickerson, John
    Constantinides, George A.
    2021 IEEE 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2021), 2021, : 195 - 203
  • [34] Leveraging Modern C plus plus in High-Level Synthesis
    Lahti, Sakari
    Rintala, Matti
    Hamalainen, Timo D.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (04) : 1123 - 1132
  • [35] Performance Modeling and Directives Optimization for High-Level Synthesis on FPGA
    Zhao, Jieru
    Feng, Liang
    Sinha, Sharad
    Zhang, Wei
    Liang, Yun
    He, Bingsheng
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (07) : 1428 - 1441
  • [36] A multi structure genetic algorithm for integrated design space exploration of scheduling and allocation in high level synthesis for DSP kernels
    Sengupta, Anirban
    Sedaghat, Reza
    Sarkar, Pallabi
    SWARM AND EVOLUTIONARY COMPUTATION, 2012, 7 : 35 - 46
  • [37] MoDSE: A High-Accurate Multiobjective Design Space Exploration Framework for CPU Microarchitectures
    Wang, Duo
    Yan, Mingyu
    Teng, Yihan
    Han, Dengke
    Liu, Xin
    Li, Wenming
    Ye, Xiaochun
    Fan, Dongrui
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (05) : 1525 - 1537
  • [38] Graph anomaly detection based on hybrid node representation learning
    Wang, Xiang
    Dou, Hao
    Dong, Dibo
    Meng, Zhenyu
    NEURAL NETWORKS, 2025, 185
  • [39] Unsupervised graph-level representation learning with hierarchical contrasts
    Ju, Wei
    Gu, Yiyang
    Luo, Xiao
    Wang, Yifan
    Yuan, Haochen
    Zhong, Huasong
    Zhang, Ming
    NEURAL NETWORKS, 2023, 158 : 359 - 368
  • [40] Trajectory Planning With Deep Reinforcement Learning in High-Level Action Spaces
    Williams, Kyle R.
    Schlossman, Rachel
    Whitten, Daniel
    Ingram, Joe
    Musuvathy, Srideep
    Pagan, James
    Williams, Kyle A.
    Green, Sam
    Patel, Anirudh
    Mazumdar, Anirban
    Parish, Julie
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 2023, 59 (03) : 2513 - 2529