Data affinity based garbage collector for multi-bank flash-memory storage system

被引：0
|
作者：
College of Computer Science and Technology, Zhejiang University, Hangzhou 310027, China [1 ]
机构：
来源：
Huazhong Ligong Daxue Xuebao | 2007年 / 11卷 / 66-68期
关键词：
7;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Adaptive energy-aware design of a multi-bank flash-memory storage system
    Du, YH
    Cai, M
    Dong, JX
    11TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2005, : 311 - 316
  • [2] An Energy-Efficient I/O Request Mechanism for Multi-Bank Flash-Memory Storage Systems
    Wu, Chin-Hsien
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2009, 14 (01)
  • [3] Logical Data Packing for Multi-chip Flash-memory Storage Systems
    Yang, Ming-Chang
    Chang, Yuan-Hao
    Chang, Yu-Cheng
    Huang, Po-Chun
    2015 IEEE NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA), 2015,
  • [4] Flash-memory architecture targets data, file storage
    Dipert, B
    EDN, 1997, 42 (07) : 14 - +
  • [5] Improving Garbage Collector for Flash Memory File System
    Sohn, Sunghoon
    ADVANCED SCIENCE LETTERS, 2017, 23 (10) : 9378 - 9382
  • [6] Operation and Data Mapping for CGRAs with Multi-bank Memory
    Kim, Yongjoo
    Lee, Jongeun
    Shrivastava, Aviral
    Paek, Yunheung
    ACM SIGPLAN NOTICES, 2010, 45 (04) : 17 - 25
  • [7] Operation and Data Mapping for CGRAs with Multi-bank Memory
    Kim, Yongjoo
    Lee, Jongeun
    Shrivastava, Aviral
    Paek, Yunheung
    LCTES 10-PROCEEDINGS OF THE ACM SIGPLAN/SIGBED 2010 CONFERENCE ON LANGUAGES, COMPILERS, & TOOLS FOR EMBEDDED SYSTEMS, 2010, : 17 - 25
  • [8] A Demand-based Caching Method for Garbage Collection in Flash-Memory Embedded Systems
    Wu, Chin-Hsien
    Wang, Ting-Wei
    2017 IEEE 6TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE), 2017,
  • [9] FLASH-MEMORY ICS REDEFINE PROGRAM AND DATA-STORAGE FOR PORTABLE APPLICATIONS
    LEGG, G
    EDN, 1993, 38 (08) : 71 - 74
  • [10] System level multi-bank main memory configuration for energy reduction
    Ben Fradj, Hanene
    Belleudy, Cecile
    Auguin, Michel
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 84 - 94
12345