Design of high performance phase locked loop for UHF band in 180 nm CMOS technology

被引:0
|
作者
机构
[1] Talwekar, R.H.
[2] Limaye, S.S.
来源
Talwekar, R.H. | 1600年 / Maxwell Science Publications卷 / 04期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
相关论文
共 50 条
  • [21] A 75-GHz phase-locked loop in 90-nm CMOS technology
    Lee, Jri
    Liu, Mingchung
    Wang, Huaide
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (06) : 1414 - 1426
  • [22] Integer-N Phase Locked Loop for Bluetooth Receiver in CMOS 130 nm Technology
    Butryn, Igor
    Siwiec, Krzysztof
    Kopanski, Jakub
    Pleskacz, Witold A.
    2016 IEEE 19TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2016, : 218 - 222
  • [23] A LOW PHASE NOISE V-BAND 40 NM CMOS PHASE LOCKED LOOP FOR WIRELESS COMMUNICATION
    Zhou, Qian
    Han, Yan
    Zhang, Shifeng
    Han, Xiaoxia
    Jie, Lu
    Cheung, Ray C. C.
    Feng, Guangtao
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2017, 59 (02) : 278 - 283
  • [24] A V-Band 40 nm CMOS Phase Locked Loop with Mutual Injection Locking Technique
    Zhou, Qian
    Han, Yan
    Zhang, Shifeng
    Han, Xiaoxia
    Jie, Lu
    Cheung, Ray C. C.
    Feng, Guangtao
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 539 - 541
  • [25] Design of high-frequency wide-range all digital phase locked loop in 90 nm CMOS
    Muppala, Prashanth
    Ren, Saiyu
    Lee, George Yu-Heng
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 75 (01) : 133 - 145
  • [26] Design of high-frequency wide-range all digital phase locked loop in 90 nm CMOS
    Prashanth Muppala
    Saiyu Ren
    George Yu-Heng Lee
    Analog Integrated Circuits and Signal Processing, 2013, 75 : 133 - 145
  • [27] Clock generator IP design in 180 nm CMOS technology
    Meng, Xu
    Lin, Fujiang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 87 (03) : 369 - 377
  • [28] Clock generator IP design in 180 nm CMOS technology
    Xu Meng
    Fujiang Lin
    Analog Integrated Circuits and Signal Processing, 2016, 87 : 369 - 377
  • [29] CMOS Instrumentation Amplifier Design with 180nM Technology
    Gupta, Gaytri
    Tripathy, Mr.
    2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1114 - 1116
  • [30] A V-Band Phase-Locked Loop with a Novel Phase-Frequency Detector in 65 nm CMOS
    Abbas, Waseem
    Mehmood, Zubair
    Seo, Munkyo
    ELECTRONICS, 2020, 9 (09) : 1 - 12