Design of high performance phase locked loop for UHF band in 180 nm CMOS technology

被引：0
|
作者：
机构：
[1] Talwekar, R.H.
[2] Limaye, S.S.
来源：
Talwekar, R.H. | 1600年 / Maxwell Science Publications卷 / 04期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] A low jitter all - digital phase - locked loop in 180 nm CMOS technology
    Shumkin, O. V.
    Butuzov, V. A.
    Normanov, D. D.
    Ivanov, P. Yu
    INTERNATIONAL CONFERENCE ON PARTICLE PHYSICS AND ASTROPHYSICS (ICPPA-2015), PTS 1-4, 2016, 675
  • [2] Design and implementation of Phase Locked Loop on 180nm Technology node
    Hokrani, Sanjana
    Thanuja, T. C.
    Kumarasmuny, K., V
    2018 4TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2018,
  • [3] Design and Analysis of a Symmetric Phase Locked Loop for Low Frequencies in 180 nm Technology
    Arya, Prakriti
    Jangid, Dinesh
    Tiwari, Prakash
    Arrawatia, Mahima
    2017 INTERNATIONAL CONFERENCE ON MICROELECTRONIC DEVICES, CIRCUITS AND SYSTEMS (ICMDCS), 2017,
  • [4] DESIGN AND ANALYSIS OF PHASE LOCKED LOOP IN 90nm CMOS
    Bhargav, Gande
    Prasad, Govind
    Canchi, Srikar Datta
    Chanikya, Badam
    2016 THIRTEENTH IEEE AND IFIP INTERNATIONAL CONFERENCE ON WIRELESS AND OPTICAL COMMUNICATIONS NETWORKS (WOCN), 2016,
  • [5] Design of a Calibration Circuit for Adaptive Phase-Locked Loop in the 5GHz Range Using CMOS 180nm Technology
    MirAlvandi, Reza
    Ehsanian, Mahdi
    2023 5TH IRANIAN INTERNATIONAL CONFERENCE ON MICROELECTRONICS, IICM, 2023, : 56 - 61
  • [6] Design of a stable pulse generator system based on a Ring-VCO Phase-Locked Loop using 180nm CMOS technology
    Blasco, G.
    Isern, E.
    Martin, E.
    2015 CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2015,
  • [7] A Low Jitter Wide Tuning range Phase Locked Loop with Low Power Consumption in 180nm CMOS Technology
    Aditya, S.
    Moorthi, S.
    2013 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2013, : 228 - 232
  • [8] Design of a high performance CMOS charge pump for phase-locked loop synthesizers
    李智群
    郑爽爽
    侯凝冰
    半导体学报, 2011, (07) : 103 - 107
  • [9] Design of a high performance CMOS charge pump for phase-locked loop synthesizers
    Li Zhiqun
    Zheng Shuangshuang
    Hou Ningbing
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (07)
  • [10] Design of a CMOS Charge Pump for high-performance phase-locked loop
    Xuan Xiangguang
    Ran Feng
    Xu Meihua
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 403 - +
12345