Hardware accelerated volume rendering based clipping simulation

被引：0

作者：

Inst. of Image Processing and Pattern Recognition, Shanghai Jiaotong Univ., Shanghai 200240, China ^{[1
]}

机构：

来源：

Shanghai Jiaotong Daxue Xuebao | 2006年 / 5卷 / 783-786期

关键词：

Image processing;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

共 50 条

[41] Hardware Software Co-Simulation of an AES-128 based Data Encryption in Image Processing Systems for the Internet of Things Environment [J].

Lata, Kusum ;

Saini, Sandeep .

2020 6TH IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2020) (FORMERLY INIS), 2020, :260-264

[42] Stereo capture unit for real-time computer vision, featuring hardware-accelerated digital filter design [J].

Kramberger, I ;

Kacic, Z .

INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2003, 33 (03) :178-187

[43] FPGA Based Hardware Architectures for Iterative Algorithms Implementations [J].

Belean, Bogdan ;

Borda, Monica ;

Bot, Adrian .

2013 36TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2013, :751-754

[44] A Hardware Implementation of Hough Transform Based on Parabolic Duality [J].

Ramesh, Naren ;

Purdy, George ;

Purdy, Carla ;

Smith, Justin .

2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, :145-148

[45] Embedded Intelligent Camera Algorithm Based on Hardware IP [J].

Liu, Guodong ;

Luo, Qifeng ;

Liu, Bingguo ;

Lu, Binghui ;

Guo, Pan .

TENTH INTERNATIONAL SYMPOSIUM ON PRECISION ENGINEERING MEASUREMENTS AND INSTRUMENTATION, 2019, 11053

[46] Hardware based image processing library for Virtex FPGA [J].

Gorgon, M ;

Tadeusiewicz, R .

RECONFIGURABLE TECHNOLOGY: FPGAS FOR COMPUTING AND APPLICATIONS II, 2000, 4212 :1-10

[47] Multi-detector row CT of thoracic disease with emphasis on 3D volume rendering and CT angiography [J].

Lawler, LP ;

Fishman, EK .

RADIOGRAPHICS, 2001, 21 (05) :1257-1273

[48] Graphics processing unit accelerated optical coherence tomography processing at megahertz axial scan rate and high resolution video rate volumetric rendering [J].

Jian, Yifan ;

Wong, Kevin ;

Sarunic, Marinko V. .

JOURNAL OF BIOMEDICAL OPTICS, 2013, 18 (02)

[49] Parallel image processing with agent-based reconfigurable hardware [J].

Naji, HR ;

Etzkorn, L ;

Adhami, R ;

Wells, BE .

PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 2002, :476-481

[50] Hardware Architecture Design Of Face Recognition System Based On FPGA [J].

Mondol, Raktim Kumar ;

Khan, Md. Imran ;

Hye, A. K. Mahbubul ;

Hassan, Asif .

2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,

← 1 2 3 4 5 →