Reversible squaring circuit for low power digital signal processing

被引:0
作者
Singla, Pradeep [1 ]
Gautam, Devraj [2 ]
机构
[1] Deptt. Of Elect. and Comm., Dronacharya Group of Institutions, Greater Noida
[2] Deptt. Of Elect. and Comm., Ambedkar Institute of advanced Communication Technologies and Research, New Delhi
关键词
Constant inputs; Feynman gate; Garbage outputs; MUX gate; Quantum cost; Reversible logic; Total logical calculation;
D O I
10.25103/jestr.073.08
中图分类号
学科分类号
摘要
With the high demand of low power digital systems, energy dissipation in the digital system is one of the limiting factors. Reversible logic is one of the alternate to reduce heat/energy dissipation in the digital circuits and have a very significant importance in bioinformatics, optical information processing, CMOS design etc. In this paper the authors propose the design of new 2- bit binary Squaring circuit used in most of the digital signal processing hardware using Feynman & MUX gate. The proposed squaring circuit having less garbage outputs, constant inputs, Quantum cost and Total logical calculation i.e. less delay as compared to the traditional method of squaring operation by reversible multiplier. The simulating results and quantized results are also shown in the paper which shows the greatest improvement in the design against the previous methodology. © 2014 Kavala Institute of Technology.
引用
收藏
页码:50 / 54
页数:4
相关论文
共 14 条
[1]  
Landauer R., Irreversibility and heat generation in the computational process, IBM J. Res. Develop., 5, pp. 183-191, (1961)
[2]  
Bennet C.H., Logical reversibility of computation, IBM J. Res. Develop., 17, 6, pp. 525-532, (1973)
[3]  
Toffoli T., Reversible Computing, Tech memo MIT/LCS/TM-151, MIT Lab for computer science, (1980)
[4]  
Singla P., Malik N.K., A cost-effective design of reversible programmable logic array, International Journal of computer application, 15, pp. 41-46, (2012)
[5]  
Sayem A.S.M., Mitra S.K., Efficient approach to design low power reversible logic blocks for fieldprogrammable gate arrays, (2011)
[6]  
De Mey G., De Vos A., The minimum energy for a one bit computation: a proof of the Landauer limit, international conf. On microelectronics IEEE, (2008)
[7]  
Frank M.P., Introduction to reversible computing: motivation, progress, and challenges, d international conference on computing frontiers ACM newyork, (2005)
[8]  
Haghparast M., Mohammadi M., Eshghi M., Optimized reversible Multiplier circuit, Journal of circuits, system and computers, pp. 1-13
[9]  
Bhagyalakshmi H.R., Venkeatesha M.K., An improved design of a multiplier using reversible logic gates, International journal of engineering science and technology, 2, 8, pp. 3838-3845, (2010)
[10]  
Chowdhury A.R., Nazmul R., Hasan Babu H.M., A new approach to synthesis multiple-output functions using reversible programmable logic array, Proceedings of the 19th international conference on vlsi design, pp. 1063-9667, (2006)