共 14 条
[1]
Landauer R., Irreversibility and heat generation in the computational process, IBM J. Res. Develop., 5, pp. 183-191, (1961)
[2]
Bennet C.H., Logical reversibility of computation, IBM J. Res. Develop., 17, 6, pp. 525-532, (1973)
[3]
Toffoli T., Reversible Computing, Tech memo MIT/LCS/TM-151, MIT Lab for computer science, (1980)
[4]
Singla P., Malik N.K., A cost-effective design of reversible programmable logic array, International Journal of computer application, 15, pp. 41-46, (2012)
[5]
Sayem A.S.M., Mitra S.K., Efficient approach to design low power reversible logic blocks for fieldprogrammable gate arrays, (2011)
[6]
De Mey G., De Vos A., The minimum energy for a one bit computation: a proof of the Landauer limit, international conf. On microelectronics IEEE, (2008)
[7]
Frank M.P., Introduction to reversible computing: motivation, progress, and challenges, d international conference on computing frontiers ACM newyork, (2005)
[8]
Haghparast M., Mohammadi M., Eshghi M., Optimized reversible Multiplier circuit, Journal of circuits, system and computers, pp. 1-13
[9]
Bhagyalakshmi H.R., Venkeatesha M.K., An improved design of a multiplier using reversible logic gates, International journal of engineering science and technology, 2, 8, pp. 3838-3845, (2010)
[10]
Chowdhury A.R., Nazmul R., Hasan Babu H.M., A new approach to synthesis multiple-output functions using reversible programmable logic array, Proceedings of the 19th international conference on vlsi design, pp. 1063-9667, (2006)