Real-time Simulation Model of Modular Multilevel Converter With Sorting Network Integrated

被引:0
作者
Wang Y. [1 ]
Liu C. [1 ]
Ling B. [1 ]
Hou Y. [1 ]
Li G. [1 ]
Kong W. [2 ]
机构
[1] State Key Laboratory of Alternate Electrical Power System With Renewable Energy Sources (North China Electric Power University), Changping District, Beijing
[2] State Grid Corporation of China, Xicheng District, Beijing
来源
Dianwang Jishu/Power System Technology | 2020年 / 44卷 / 03期
基金
中国国家自然科学基金;
关键词
Field programmable gate array (FPGA); Modular multilevel converter(MMC); Parallel calculation; Real-time simulation; Sorting network;
D O I
10.13335/j.1000-3673.pst.2018.2240
中图分类号
学科分类号
摘要
In order to achieve real-time simulation of modular multilevel converter (MMC), an efficient MMC real-time simulation model was proposed based on real time digital simulation (RTDS) platform and implemented with field programmable gate array (FPGA). Pipeline technology was utilized to implement equivalent calculation of MMC arms. Fast capacitor voltage balancing control were implemented in FPGA by integrating the bitonic sorting network to avoid massive amount of real-time data throughput, such as sub-module (SM) capacitor voltages and trigger signals. A single-terminal 201-level test system was built based on this model and compared with PSCAD/EMTDC results. Moreover, the FPGA resource utilization and timing performance under different number of pipelines and levels were discussed. Analysis results show that the model has high integration level and simulation accuracy, and can be used to simulate up to 501-level MMC with a single ML605 evaluation board. The model is suitable for building real-time simulation platform of large-scale DC grid including MMC. © 2020, Power System Technology Press. All right reserved.
引用
收藏
页码:1090 / 1098
页数:8
相关论文
共 22 条
[21]  
Gu N., Wang X., Chen G., Et al., An efficient implementation and performance analysis of parallel bitonic sorting, Journal of Computer Research and Development, 39, 10, pp. 1343-1348, (2002)
[22]  
Mueller R., Teubner J., Alonso G., Sorting networks on FPGAs, VLDB Journal, 21, 1, pp. 1-23, (2012)