Modeling and sizing of power-gating single-rail MOS current mode logic

被引：0
|
作者：
机构：
[1] Yang, D.
[2] Hu, J.
[3] Xiang, X.
来源：
Yang, D. | 1600年 / Bentham Science Publishers B.V., P.O. Box 294, Bussum, 1400 AG, Netherlands卷 / 08期
关键词：
Low power electronics;
D O I：
10.2174/1874129001408010286
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [11] A power-gating scheme for MCML circuits with separable-sizing sleep transistors
    Hu, Jianping, 1600, Bentham Science Publishers B.V., P.O. Box 294, Bussum, 1400 AG, Netherlands (08):
  • [12] A power-gating scheme for MCML circuits with separable-sizing sleep transistors
    Geng, Yeliang
    Hu, Jianping
    Zou, Kaiyu
    Open Electrical and Electronic Engineering Journal, 2014, 8 (01): : 306 - 315
  • [13] A dual-rail/single-rail hybrid system using null convention logic circuits
    Yang, Wenzha
    Ma, Yong
    Yan, Jiajie
    Chen, Yang
    Xiao, Shanlin
    Yu, Zhiyi
    MICROELECTRONICS JOURNAL, 2022, 125
  • [14] Power Analysis of Single-Rail Storage Elements as Used in MDPL
    Moradi, Amir
    Eisenbarth, Thomas
    Poschmann, Axel
    Paar, Christof
    INFORMATION SECURITY AND CRYPTOLOGY - ISISC 2009, 2010, 5984 : 146 - +
  • [15] Power-gating adiabatic flip-flops and sequential logic circuits
    Hu, Jianping
    Zhoh, Dong
    Wang, Ling
    2007 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS; VOL 2: SIGNAL PROCESSING, COMPUTATIONAL INTELLIGENCE, CIRCUITS AND SYSTEMS, 2007, : 1016 - +
  • [16] Dual-Rail/Single-Rail Hybrid Logic Design for High-Performance Asynchronous Circuit
    Xia, Zhengfan
    Ishihara, Shota
    Hariyama, Masanori
    Kameyama, Michitaka
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
  • [17] A Short-Time Three-Phase Single-Rail Precharge Logic against Differential Power Analysis
    Tang, Wenyi
    Jia, Song
    Wang, Yuan
    IEICE TRANSACTIONS ON ELECTRONICS, 2016, E99C (08): : 956 - 962
  • [18] A high-performance, low-overhead, power-analysis-resistant, single-rail logic style
    Menendez, Eric
    Mai, Ken
    2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, 2008, : 33 - 36
  • [19] Kinematic Modeling and Control Design of a Novel Single-Rail Parallel Arm
    Grimstad, Lars
    Xaud, Marco F. S.
    Leite, Antonio C.
    From, Pal J.
    IFAC PAPERSONLINE, 2017, 50 (01): : 11434 - 11440
  • [20] A Novel Approach for Power-Gating Technique with Improved Efficient Charge Recovery Logic
    Shravan, Ch.
    Kumar, Ch. Pavan
    Sivani, K.
    2014 INTERNATIONAL CONFERENCE ON SMART ELECTRIC GRID (ISEG), 2014,
12345