Area-efficient floorplans and interconnects for homogeneous multi-core architectures

被引：0
|
作者：
College of Information Technology, UAE University, PO Box 17555, Al Ain, United Arab Emirates [1 ]
机构：
来源：
Int. J. High Perform. Syst. Archit. | 2008年 / 3卷 / 155-162期
关键词：
21;
D O I：
10.1504/IJHPSA.2008.021796
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] An Area-efficient Hexagonal Interconnection Network for Multi-core Processors
    Kresch, Edward
    Wang, Xiaofang
    2014 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2014, : 39 - 46
  • [2] On-Chip Photonic Interconnects for Scalable Multi-core Architectures
    Kodi, Avinash Karanth
    Morris, Randy
    Louri, Ahmed
    Zhang, Xiang
    2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, 2009, : 90 - 90
  • [3] Performance issues in emerging homogeneous multi-core architectures
    Kayi, Abdullah
    El-Ghazawi, Tarek
    Newby, Gregory B.
    SIMULATION MODELLING PRACTICE AND THEORY, 2009, 17 (09) : 1485 - 1499
  • [4] Area-efficient HEVC core transform using multi-sized and reusable DCT architectures
    Younesi, Reza
    Rastegar Fatemi, Mohammad Jalal
    Rastgarpour, Maryam
    MULTIMEDIA TOOLS AND APPLICATIONS, 2021, 80 (30) : 36249 - 36274
  • [5] Area-efficient HEVC core transform using multi-sized and reusable DCT architectures
    Reza Younesi
    Mohammad Jalal Rastegar Fatemi
    Maryam Rastgarpour
    Multimedia Tools and Applications, 2021, 80 : 36249 - 36274
  • [6] Synthesis of Pareto Efficient Technical Architectures for Multi-Core Systems
    Zverlov, Sergey
    Voss, Sebastian
    2014 38TH ANNUAL IEEE INTERNATIONAL COMPUTER SOFTWARE AND APPLICATIONS CONFERENCE WORKSHOPS (COMPSACW 2014), 2014, : 366 - 371
  • [7] Heterogeneous multi-core architectures
    Mitra, Tulika
    IPSJ Transactions on System LSI Design Methodology, 2015, 8 : 51 - 62
  • [8] Efficient mapping and acceleration of AES on custom multi-core architectures
    Pande, Amit
    Zambreno, Joseph
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2011, 23 (04): : 372 - 389
  • [9] Addressing Resource Contention and Timing Predictability for Multi-Core Architectures with Shared Memory Interconnects
    Wang, Haitong
    Audsley, Neil C.
    Chang, Wanli
    2020 IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS 2020), 2020, : 70 - 81
  • [10] Multi-grain parallel H.264 encoder for homogeneous multi-core architectures
    Yu, Jun-Qing
    Li, Jiang
    Wei, Hai-Tao
    Jisuanji Xuebao/Chinese Journal of Computers, 2009, 32 (06): : 1100 - 1109
12345