An evolutionary algorithm based on Reed-Muller partition tree model

被引:0
作者
College of Computer Science and Information Engineering, Zhejiang Gongshang University, Hangzhou [1 ]
310018, China
机构
[1] College of Computer Science and Information Engineering, Zhejiang Gongshang University, Hangzhou
来源
Int. J. Wireless Mobile Comput. | / 3卷 / 301-308期
关键词
Benign utation; Evolutionary algorithm; Layer evaluation; Reed-Muller partition tree model;
D O I
10.1504/IJWMC.2015.069393
中图分类号
学科分类号
摘要
In order to reduce the evolution time in evolutionary design Boolean functions, we encode the Reed-Muller expression as the chromosome and devise a Reed-Muller Partition Tree Model (RMPT) for decomposition. Moreover, we introduce three operators, i.e. layer evaluation, merisis of partition tree and benign mutation, into the genetic algorithm and adopt bisection test to reduce the time overhead of single chromosome evaluation. Layer evaluation operator picks up the speciality individuals during evolution. Merisis of partition tree operator utilises the complementary of speciality individuals. The ultimate solution is catenated by the evolved slices from different chromosomes. These schemes improve the evolution efficiency. Benign mutation operator explores the search space from two directions simultaneously, which further promotes the performance of the proposed algorithm. The experiments are implemented to evolve functions in various dimensions. The experimental results illustrate that the proposed algorithm decreases the evolution time from exponential complexity to approximately linear complexity, which indicates that the proposed approaches have the capability to address the scalability problem of evolving Boolean functions. Copyright © 2015 Inderscience Enterprises Ltd.
引用
收藏
页码:301 / 308
页数:7
相关论文
共 21 条
  • [1] Coello Coello C.A., Luna E.H., Aguirre A.H., A comparative study of encodings to design combinational logic circuits using particle swarm optimization, Proceedings of the 2004 NASA/DoD Conference on Evolvable Hardware, pp. 71-78, (2004)
  • [2] Gallagher J.C., Vigraham S., Kramer G., A family of compact genetic algorithms for intrinsic evolvable hardware, IEEE Transactions on Evolutionary Computation, 8, 2, pp. 111-126, (2004)
  • [3] Haddow P.C., Tyrrell A.M., Challenges of evolvable hardware: Past, present and the path to a promising future, Genetic Programming and Evolvable Machines, 12, 3, pp. 183-215, (2011)
  • [4] He G., Li Y., Shi Z., Elitist pool evolutionary algorithm for on-line evolution of digital circuits, Chinese Journal of Computers, 33, 2, pp. 365-372, (2010)
  • [5] Kalganova T., Bidirectional incremental evolution in extrinsic evolvable hardware, Proceedings of the 2ndNASA/DoD Workshop on Evolvable Hardware, pp. 65-74, (2000)
  • [6] Ke P., Li Y., Ni F., An evolvable cellular automata based data encryption algorithm, International Journal of Wireless and Mobile Computing, 6, 1, pp. 66-71, (2013)
  • [7] Koza J.R., Genetic Programming: On the Programming of Computers by Means of Natural Selection, (1992)
  • [8] Miller J.F., Thomson P., Aspects of digital evolution: Geometry and learning, Evolvable Systems: From Biology to Hardware, pp. 25-35, (1998)
  • [9] Miller J.F., Thomson P., Cartesian genetic programming, Genetic Programming, pp. 121-132, (2000)
  • [10] Pedraza C., Castillo J., Martinez J.I., Huerta P., Bosque J.L., Cano J., Genetic algorithm for Boolean minimization in an FPGA cluster, The Journal of Supercomputing, 58, 2, pp. 244-252, (2011)