Practical verification of high-level dataraces in transactional memory programs

被引:0
|
作者
CITI, DI FCT, Universidade Nova de Lisboa, Portugal [1 ]
不详 [2 ]
机构
来源
Workshop Parallel Distrib. Syst.: Test., Anal., Debugging, PADTAD - Proc. | / 26-34期
关键词
Compendex;
D O I
暂无
中图分类号
学科分类号
摘要
Static analysis
引用
收藏
相关论文
共 47 条
  • [1] Verification of snapshot isolation in transactional memory java programs
    Dias, Ricardo J.
    Distefano, Dino
    Seco, João Costa
    Lourenço, João M.
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2012, 7313 LNCS : 640 - 664
  • [2] Verification tools for transactional programs
    Cristal, Adrian
    Ozkan, Burcu Kulahcioglu
    Cohen, Ernie
    Kuru, Ismail
    Unsal, Osman
    Tasiran, Serdar
    Mutluergil, Suha Orhun
    Elmas, Tayfun
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2015, 8913 : 283 - 306
  • [3] USING ASSEMBLY CODING TO OPTIMIZE HIGH-LEVEL LANGUAGE PROGRAMS
    CAUDILL, P
    ELECTRONICS, 1979, 52 (03): : 121 - 124
  • [4] INCENTIVES FOR PARTITIONING HIGH-LEVEL WASTE
    BURKHOLDER, HC
    CLONINGER, MO
    BAKER, DA
    JANSEN, G
    NUCLEAR TECHNOLOGY, 1976, 31 (02) : 202 - 217
  • [6] DEBUGGING CATCHES UP WITH HIGH-LEVEL PROGRAMMING.
    Vannerson, Stuart
    Electronic Design, 1982, 30 (13) : 121 - 124
  • [7] IS THERE A HIGH-LEVEL LANGUAGE IN YOUR MICROCOMPUTER'S FUTURE?
    Rosenfeld, Paul
    1600, (21):
  • [8] PROGRAMMING MICROCOMPUTER SYSTEMS WITH HIGH-LEVEL LANGUAGES.
    Posa, John G.
    Electronics, 1979, 52 (02): : 105 - 112
  • [9] Securing Hardware Accelerator during High-level Synthesis
    Roy, Dipanjan
    Shaik, Sabiya Jani
    Sharma, Sonam
    Proceedings of the 2022 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2022, 2022, : 177 - 180