Design, package and test of ultra high-speed low power 4:1 multiplexer

被引：0
|
作者：
Zhou, He [1 ]
Feng, Jun [1 ]
Guan, Xin [1 ]
Zhang, Li [1 ]
Li, Wei [1 ]
Guan, Zhiqiang [2 ]
机构：
[1] Institute of RF and OE ICs, Southeast University, Nanjing 210096, China
[2] Sino-Chip OEIC Jiangsu Co. Ltd., Nanjing 210000, China
来源：
Dongnan Daxue Xuebao (Ziran Kexue Ban)/Journal of Southeast University (Natural Science Edition) | 2009年 / 39卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：234 / 237
相关论文
共 50 条
  • [1] A High Speed and Low Power 4:1 Multiplexer with Cascoded Clock Control
    Park, Jin-Hyoung
    Song, Ji-Seop
    Lim, Shin-Il
    Kim, Suki
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 316 - 319
  • [2] Package Design for High-Speed SerDes
    Young, Brian
    Bhandal, Amarjit S.
    2010 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGE & SYSTEMS SYMPOSIUM, 2010,
  • [3] Package clock distribution design optimization for high-speed and low-power VLSI's
    Zhu, Q
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1997, 20 (01): : 56 - 63
  • [4] The reliability design of satellite high-speed data multiplexer
    Chen, X. (robertcx@whu.edu.cn), 1600, Advanced Institute of Convergence Information Technology (06):
  • [5] Ultra Low-power, High-speed Digital Comparator
    Ghasemzadeh, Mehdi
    Najafibisfar, Saeid
    Amini, Abdollah
    PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, : 215 - 217
  • [6] AN ULTRA HIGH-SPEED TEST SYSTEM
    HENLEY, FJ
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (01): : 18 - 24
  • [7] Design of low power and high speed multiplexer based Thermometer to Gray Encoder
    Gupta, Yogendra
    Garg, Lokesh
    Khandelwal, Sarthak
    Gupta, Sanchit
    Saini, Sandeep
    2013 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS SYSTEMS (ISPACS), 2013, : 501 - 504
  • [8] High-speed low-power multiplexer-based selector for priority policy
    Chiu, Jih-ching
    Yang, Kai-ming
    COMPUTERS & ELECTRICAL ENGINEERING, 2013, 39 (02) : 202 - 213
  • [9] Design of a high-speed low-power CAM
    Gu, CH
    Zhu, HF
    Zhou, XF
    Min, H
    Zhou, D
    2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 187 - 190
  • [10] A 4:1 multiplexer using low-power high-speed domino technique for large fan-in gates using FinFET
    Garg, Sandeep
    Gupta, Tarun Kumar
    CIRCUIT WORLD, 2021, 47 (04) : 301 - 324
12345