Two-Bit/cell characteristics of silicon-oxide-nitride-oxide-silicon flash memory devices with recessed channel structure

被引：0
|
作者：
Han, Kyoung-Rok [1 ]
Lee, Jong-Ho [1 ]
机构：
[1] School of Electrical Engineering and Computer Science, Kyungpook National University, Daegu 702-701, Korea, Republic of
来源：
Japanese Journal of Applied Physics | 2008年 / 47卷 / 4 PART 2期
关键词：
17;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Journal article (JA)
引用
收藏
页码：2687 / 2691
相关论文
共 50 条
  • [41] Design of unique four-bit/cell polycrystalline silicon-oxide-silicon nitride-oxide-silicon devices utilizing vertical channel of silicon pillar
    Mun, Kyung Sik
    Kim, Jae-Ho
    Kim, Tae Whan
    Kwack, Kae Dal
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2007, 46 (11): : 7237 - 7240
  • [42] Two-bit lanthanum oxide trapping layer nonvolatile flash memory
    Lin, Yu-Hsien
    Chien, Chao-Hsin
    Yang, Tsung-Yuan
    Lei, Tan-Fu
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2007, 154 (07) : H619 - H622
  • [43] Dependence of Electrical Characteristics on the Depth of the Recess Region in the Scaled Tantalum Nitride-Aluminum Oxide-Silicon Nitride-Silicon Oxide-Silicon Flash Memory Devices
    Jang, Sang Hyun
    Jin, Jun
    Kim, Kyoung Won
    Kim, Hyun Woo
    You, Joo Hyung
    Lee, Keun Woo
    Kim, Tae Whan
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (12)
  • [44] Two-bit effect of trigate nanowires polycrystalline silicon thin-film-transistor nonvolatile memory with oxide/nitride/oxide gate dielectrics
    Wu, Yung-Chun
    Hung, Min-Feng
    Chang, Chin-Wei
    Su, Po-Wen
    APPLIED PHYSICS LETTERS, 2008, 92 (16)
  • [45] Characteristics of silicon implanted trap memory in oxide-nitride-oxide structure
    Kalkur, TS
    Peachey, N
    Moss, T
    SILICON MATERIALS-PROCESSING, CHARACTERIZATION AND RELIABILITY, 2002, 716 : 203 - 208
  • [46] Study Trapped Charge Distribution in P-Channel Silicon-Oxide-Nitride-Oxide-Silicon Memory Device Using Dynamic Programming Scheme
    Li, Fu-Hai
    Chiu, Yung-Yueh
    Lee, Yen-Hui
    Chang, Ru-Wei
    Yang, Bo-Jun
    Sun, Wein-Town
    Lee, Eric
    Kuo, Chao-Wei
    Shirota, Riichiro
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (04)
  • [47] Retention mechanism of localized silicon-oxide-nitride-oxide-silicon embedded NOR device
    Hyun, JaeWoong
    Jeong, YounSeok
    Chae, HeeSoon
    Seo, Sunae
    Kim, JinHee
    Um, MyungYoon
    Lee, ByoungJin
    Kim, KiChul
    Cho, InWook
    Bae, GeumJong
    Lee, NaeIn
    Kim, ChungWoo
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2006, 45 (37-41): : L998 - L1000
  • [48] 70 nm silicon-oxide-nitride-oxide-silicon nonvolatile memory devices using Fowler-Nordheim programming and hot hole erase method
    Chae, S
    Lee, C
    Kim, J
    Sung, SK
    Sim, J
    Kim, M
    Yoon, S
    Jeong, Y
    Ryu, W
    Kim, T
    Park, BG
    Lee, JW
    Kim, C
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2004, 43 (4B): : 2207 - 2210
  • [49] Retention mechanism of localized silicon-oxide-nitride-oxide-silicon embedded NOR device
    Hyun, JaeWoong
    Jeong, YounSeok
    Chae, HeeSoon
    Seo, Sunae
    Kim, JinHee
    Um, MyungYoon
    Lee, ByoungJin
    Kim, KiChul
    Cho, InWook
    Bae, GeumJong
    Lee, NaeIn
    Kim, ChungWoo
    Japanese Journal of Applied Physics, Part 2: Letters, 2006, 45 (37-41):
  • [50] Retention reliability improvement of silicon-oxide-nitride-oxide-silicon nonvolatile memory with N2O oxidation tunnel oxide
    Wu, Jia-Lin
    Kao, Chin-Hsing
    Chien, Hua-Ching
    Tsai, Tzung-Kuen
    Liao, Chien-Wei
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (10A): : 6463 - 6468
12345