Two-Bit/cell characteristics of silicon-oxide-nitride-oxide-silicon flash memory devices with recessed channel structure

被引:0
|
作者
Han, Kyoung-Rok [1 ]
Lee, Jong-Ho [1 ]
机构
[1] School of Electrical Engineering and Computer Science, Kyungpook National University, Daegu 702-701, Korea, Republic of
来源
Japanese Journal of Applied Physics | 2008年 / 47卷 / 4 PART 2期
关键词
17;
D O I
暂无
中图分类号
学科分类号
摘要
Journal article (JA)
引用
收藏
页码:2687 / 2691
相关论文
共 50 条
  • [31] Novel junctionless silicon-oxide-nitride-oxide-silicon memory devices with field-enhanced poly-Si nanowire structure
    Chou, Chia-Hsin
    Chan, Wei-Sheng
    Wu, Chun-Yu
    Lee, I-Che
    Liao, Ta-Chuan
    Wang, Chao-Lung
    Wang, Kuang-Yu
    Cheng, Huang-Chung
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (08)
  • [32] Total ionizing dose effects of γ and X-rays on 55 nm silicon-oxide-nitride-oxide-silicon single flash memory cell
    Cao Yang
    Xi Kai
    Xu Yan-Nan
    Li Mei
    Li Bo
    Bi Jin-Shun
    Liu Ming
    ACTA PHYSICA SINICA, 2019, 68 (03)
  • [33] Twin-bit silicon-oxide-nitride-oxide-silicon (SONOS) memory by inverted sidewall patterning (TSM-ISP)
    Lee, YK
    Kim, TH
    Lee, SH
    Lee, JD
    Park, BG
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2003, 2 (04) : 246 - 252
  • [34] Distribution and impact of local trapped charges in silicon-oxide-nitride-oxide-silicon (SONOS) memory
    Sun, L
    Pan, LY
    Zeng, Y
    Pang, HQ
    Wang, JM
    Zhang, ZJ
    Li, XY
    Zhu, J
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2710 - 2714
  • [35] Charge decay characteristics of silicon-oxide-nitride-oxide-silicon structure at elevated temperatures and extraction of the nitride trap density distribution
    Kim, TH
    Sim, JS
    Lee, JD
    Shim, HC
    Park, BG
    APPLIED PHYSICS LETTERS, 2004, 85 (04) : 660 - 662
  • [36] Threshold voltage variation depending on single grain boundary and stored charges in an adjacent cell for vertical silicon-oxide-nitride-oxide-silicon NAND flash memory
    Oh, Hyeongwan
    Kim, Jiwon
    Baek, Rock-Hyun
    Lee, Jeong-Soo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (04)
  • [37] Scalable 2-bit silicon-oxide-nitride-oxide-silicon (SONOS) memory with physically separated local nitrides under a merged gate
    Lee, YK
    Sung, SK
    Sim, JS
    Song, KW
    Lee, JD
    Park, BG
    Kang, ST
    Chung, CH
    Park, D
    Kim, K
    SOLID-STATE ELECTRONICS, 2004, 48 (10-11) : 1771 - 1775
  • [38] Two-bit/cell programming characteristics of high-density NOR-type flash memory device with recessed channel structure and spacer-type nitride layer
    Han, Kyoung-Rok
    Lee, Jong-Ho
    Japanese Journal of Applied Physics, Part 2: Letters, 2006, 45 (37-41):
  • [39] Two-bit/cell programming characteristics of high-density NOR-type flash memory device with recessed channel structure and spacer-type nitride layer
    Han, Kyoung-Rok
    Lee, Jong-Ho
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2006, 45 (37-41): : L1027 - L1029
  • [40] Design of unique Four-Bit/Cell polycrystalline silicon-oxide-silicon nitride-oxide-silicon devices utilizing vertical channel of silicon pillar
    Mun, Kyung Sik
    Kim, Jae-Ho
    Kim, Tae Whan
    Dal Kwack, Kae
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (11): : 7237 - 7240