A fault-tolerant design of faults and congestion-aware router in Three-dimensional Network-on-Chip

被引：0
|
作者：
机构：
[1] Ouyang, Yi-Ming
[2] Zhang, Yi-Dong
[3] Liang, Hua-Guo
[4] Huang, Zheng-Feng
来源：
Ouyang, Y.-M. (oyymbox@163.com) | 1600年 / Chinese Institute of Electronics卷 / 41期
关键词：
Network-on-chip;
D O I：
10.3969/j.issn.0372-2112.2013.05.013
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Micro-Architecture Design for Low Overhead Fault Tolerant Network-on-Chip
    Yuan, Chikun
    Huang, Letian
    Wang, Junshi
    Li, Qiang
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [42] YaNoC: Yet Another Network-on-Chip Simulation Acceleration Engine Supporting Congestion-Aware Adaptive Routing Using FPGAs
    Parane, Khyamling
    Prasad, B. M. Prabhu
    Talawar, Basavaraj
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (12)
  • [43] CAP-W: Congestion-aware platform for wireless-based network-on-chip in many-core era
    Rezaei, Amin
    Daneshtalab, Masoud
    Zhao, Dan
    MICROPROCESSORS AND MICROSYSTEMS, 2017, 52 : 23 - 33
  • [44] Butterfly-Fat-Tree topology based fault-tolerant Network-on-Chip design using particle swarm optimisation
    Bhanu, P. Veda
    Kulkarni, Pranav Venkatesh
    Soumya, J.
    JOURNAL OF EXPERIMENTAL & THEORETICAL ARTIFICIAL INTELLIGENCE, 2019, 31 (05) : 781 - 799
  • [45] Butterfly-Fat-Tree Topology-Based Fault-Tolerant Network-on-Chip Design Using Particle Swarm Optimization
    Bhanu, P. Veda
    Kulkarni, Pranav Venkatesh
    Kumar, U. Anil
    Soumya, J.
    HARMONY SEARCH AND NATURE INSPIRED OPTIMIZATION ALGORITHMS, 2019, 741 : 1165 - 1175
  • [46] A fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platforms
    Dehghani, Abbas
    Jamshidi, Kamal
    JOURNAL OF SUPERCOMPUTING, 2015, 71 (08): : 3116 - 3148
  • [47] A fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platforms
    Abbas Dehghani
    Kamal Jamshidi
    The Journal of Supercomputing, 2015, 71 : 3116 - 3148
  • [48] Enhancing Reliability and Energy Efficiency in Many-Core Processors Through Fault-Tolerant Network-on-Chip
    Reddy, B. Naresh Kumar
    Rahman, Md. Zia Ur
    Lay-Ekuakille, Aime
    IEEE TRANSACTIONS ON NETWORK AND SERVICE MANAGEMENT, 2024, 21 (05): : 5049 - 5062
  • [49] A Fault-tolerant Router's Simulation and Design based-FPGA in Network-on-chips
    Han, Jun
    Zhang, Shu-Fang
    Liu Yanyan
    Cao, Bao-Yin
    Huang, Li-Jun
    PEEA 2011, 2011, 23
  • [50] A Region-based Fault-Tolerant Routing Algorithmfor 2D Irregular Mesh Network-on-Chip
    Yusuke Fukushima
    Masaru Fukushi
    Ikuko Eguchi Yairi
    Journal of Electronic Testing, 2013, 29 : 415 - 429
12345