A fault-tolerant design of faults and congestion-aware router in Three-dimensional Network-on-Chip

被引：0
|
作者：
机构：
[1] Ouyang, Yi-Ming
[2] Zhang, Yi-Dong
[3] Liang, Hua-Guo
[4] Huang, Zheng-Feng
来源：
Ouyang, Y.-M. (oyymbox@163.com) | 1600年 / Chinese Institute of Electronics卷 / 41期
关键词：
Network-on-chip;
D O I：
10.3969/j.issn.0372-2112.2013.05.013
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] Fault-Tolerant Flow Control With Dataflow Division In Network-on-Chip
    Wu, Yaoyi
    Jiang, Jiang
    Jiao, Jiajia
    Han, Xing
    FUTURE INFORMATION TECHNOLOGY, 2011, 13 : 300 - 304
  • [22] DICA: destination intensity and congestion-aware output selection strategy for network-on-chip systems
    Mehranzadeh, Amin
    Khademzadeh, Ahmad
    Bagherzadeh, Nader
    Reshadi, Midia
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2019, 13 (04): : 335 - 347
  • [23] Novel Fault-Tolerant Routing Technique for ZMesh Topology based Network-on-Chip Design
    Bhanu, P. Veda
    Govil, Vibhor
    Jagadeesh, Samala
    Soumya, J.
    Cenkeramaddi, Linga Reddy
    PROCEEDINGS OF THE 15TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA 2020), 2020, : 1070 - 1074
  • [24] A Strategy for Fault Tolerant Reconfigurable Network-on-Chip Design
    Chatterjee, Navonil
    Mukherjee, Priyajit
    Chattopadhyay, Santanu
    2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
  • [25] Fault-Tolerant Network Interface for Spatial Division Multiplexing Based Network-on-Chip
    Das, Anup
    Kumar, Akash
    Veeravalli, Bharadwaj
    2012 7TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2012,
  • [26] Enhanced Fault-Tolerant Network-on-Chip Architecture Using Hierarchical Agents
    Valinataj, Mojtaba
    Liljeberg, Pasi
    Plosila, Juha
    PROCEEDINGS OF THE 2013 IEEE 16TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2013, : 141 - 146
  • [27] Fully adaptive fault-tolerant routing algorithm for network-on-chip architectures
    Schoenwald, Timo
    Zimmermann, Jochen
    Bringmann, Oliver
    Rosenstiel, Wolfgang
    DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 527 - +
  • [28] Work in Progress: ACAC: An Adaptive Congestion-aware Approximate Communication Mechanism for Network-on-Chip Systems
    Zhou, Shize
    Xue, Yongqi
    Li, Siyue
    Ji, Jinlun
    Cheng, Tong
    Li, Li
    Fu, Yuxiang
    2022 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE, AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES 2022), 2022, : 5 - 6
  • [29] A Novel Fault-Tolerant Routing Technique for Mesh-of-Tree based Network-on-Chip Design
    Upadhyay, Mohit
    Shah, Monil
    Bhanu, P. Veda
    Soumya, J.
    Cenkarmaddi, Linga Reddy
    Idsoe, Henning
    PROCEEDINGS OF TENCON 2018 - 2018 IEEE REGION 10 CONFERENCE, 2018, : 2378 - 2383
  • [30] Torus Topology based Fault-Tolerant Network-on-Chip Design with Flexible Spare Core Placement
    Bhanu, P. Veda
    Kulkarni, Pranav
    Soumya, J.
    Cenkeramaddi, Linga Reddy
    Idsoe, Henning
    2018 14TH CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2018), 2018, : 97 - 100
12345