共 50 条
- [3] Impact of Mid-Bond Testing in 3D Stacked ICs PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 178 - 183
- [4] Test-Cost Optimization and Test-Flow Selection for 3D-Stacked ICs 2013 IEEE 31ST VLSI TEST SYMPOSIUM (VTS), 2013,
- [5] On Effective TSV Repair for 3D-Stacked ICs DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 793 - 798
- [7] Test Infrastructure Development and Test Scheduling of 3D-Stacked ICs Under Resource and Power Constraints 2015 IEEE 24TH ASIAN TEST SYMPOSIUM (ATS), 2015, : 73 - 78
- [8] Yield Enhancement for 3D-Stacked ICs: Recent Advances and Challenges 2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 731 - 737
- [9] A Distributed, Reconfigurable, and Reusable BIST Infrastructure for 3D-Stacked ICs 2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2014,
- [10] A DLL-Based Test Solution for Through Silicon Via (TSV) in 3D-Stacked ICs 2015 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2015,