Counterexample generation for probabilistic timed automata model checking

被引:0
|
作者
Department of Computer Science and Technology, Nanjing University of Aeronautics and Astronautics, Nanjing 210016, China [1 ]
机构
来源
Jisuanji Yanjiu yu Fazhan | 2008年 / 10卷 / 1638-1645期
关键词
Automata theory - Chains - Clocks - Graph theory - Network protocols - Markov processes;
D O I
暂无
中图分类号
学科分类号
摘要
Counterexample is a typical topic in model checking. Model checking probabilistic systems have been studied well these years, but counterexample generation for probabilistic system model checking has just drawn some attentions recently. Current works are mainly focusing on the counterexample generation for Markov chain. Probabilistic timed automata (PTA) are the extension of Markov chain with non-determinism and system clocks, and have been used broadly on network protocol modeling and verification. The focus of this paper is on counterexample generation while model is checking PTA. Firstly, a research is made for the k most probable paths whose probability sum is just greater than A. PTA can be regarded as discrete-time Markov chain (DTMC) in this situation. The sub-graph of PTA constructed from the above paths and the initial PTA is a counterexample which can be obtained quickly with small number of testimonies. When the maximal probability is calculated in a PTA, the contribution to probability not only comes from the contained paths, but also from the symbolic state intersections originated in the existence of system clocks. So refinement can be done as a further step-By adding paths from the above one by one in order to decrease probability, and to calculate the precise maximal probability on the sub-graph of PTA constructed from the added paths and initial PTA, the counterexample occupying less testimonies can be obtained. The refinement process is accomplished through an executable and converging algorithm with high efficiency.
引用
收藏
相关论文
共 50 条
  • [21] Model-checking for weighted timed automata
    Brihaye, T
    Bruyère, V
    Raskin, JF
    FORMAL TECHNIQUES, MODELLING AND ANALYSIS OF TIMED AND FAULT-TOLERANT SYSTEMS, PROCEEDINGS, 2004, 3253 : 277 - 292
  • [22] MODEL CHECKING PROBABILISTIC PUSHDOWN AUTOMATA
    Esparza, Javier
    Kucera, Antonin
    Mayr, Richard
    LOGICAL METHODS IN COMPUTER SCIENCE, 2006, 2 (01)
  • [23] Model checking probabilistic pushdown automata
    Esparza, J
    Kucera, A
    Mayr, R
    19TH ANNUAL IEEE SYMPOSIUM ON LOGIC IN COMPUTER SCIENCE, PROCEEDINGS, 2004, : 12 - 21
  • [24] Quantitative Model-Checking of One-Clock Timed Automata under Probabilistic Semantics
    Bertrand, Nathalie
    Bouyer, Patricia
    Brihaye, Thomas
    Markey, Nicolas
    QUANTITATIVE EVALUATION OF SYSTEMS: QEST 2008, PROCEEDINGS, 2008, : 55 - +
  • [25] Dealing with practical limitations of distributed timed model checking for timed automata
    V. Braberman
    A. Olivero
    F. Schapachnik
    Formal Methods in System Design, 2006, 29 : 197 - 214
  • [26] Model-checking timed automata with deadlines with Uppaal
    Gomez, Rodolfo
    FORMAL ASPECTS OF COMPUTING, 2013, 25 (02) : 289 - 318
  • [27] Partial order reduction for model checking of timed automata
    Minea, M
    CONCUR '99: CONCURRENCY THEORY, 1999, 1664 : 431 - 446
  • [28] On probabilistic timed automata
    Beauquier, D
    THEORETICAL COMPUTER SCIENCE, 2003, 292 (01) : 65 - 84
  • [29] Symbolic model checking of finite precision timed automata
    Yan, RJ
    Li, GY
    Tang, ZS
    THEORETICAL ASPECTS OF COMPUTING - ICTAC 2005, 2005, 3722 : 272 - 287
  • [30] Weighted Timed Automata: Model-Checking and Games
    Bouyer, Patricia
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2006, 158 (01) : 3 - 17